]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * | |
d01ce99f TI |
3 | * hda_intel.c - Implementation of primary alsa driver code base |
4 | * for Intel HD Audio. | |
1da177e4 LT |
5 | * |
6 | * Copyright(c) 2004 Intel Corporation. All rights reserved. | |
7 | * | |
8 | * Copyright (c) 2004 Takashi Iwai <tiwai@suse.de> | |
9 | * PeiSen Hou <pshou@realtek.com.tw> | |
10 | * | |
11 | * This program is free software; you can redistribute it and/or modify it | |
12 | * under the terms of the GNU General Public License as published by the Free | |
13 | * Software Foundation; either version 2 of the License, or (at your option) | |
14 | * any later version. | |
15 | * | |
16 | * This program is distributed in the hope that it will be useful, but WITHOUT | |
17 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
18 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
19 | * more details. | |
20 | * | |
21 | * You should have received a copy of the GNU General Public License along with | |
22 | * this program; if not, write to the Free Software Foundation, Inc., 59 | |
23 | * Temple Place - Suite 330, Boston, MA 02111-1307, USA. | |
24 | * | |
25 | * CONTACTS: | |
26 | * | |
27 | * Matt Jared matt.jared@intel.com | |
28 | * Andy Kopp andy.kopp@intel.com | |
29 | * Dan Kogan dan.d.kogan@intel.com | |
30 | * | |
31 | * CHANGES: | |
32 | * | |
33 | * 2004.12.01 Major rewrite by tiwai, merged the work of pshou | |
34 | * | |
35 | */ | |
36 | ||
1da177e4 LT |
37 | #include <linux/delay.h> |
38 | #include <linux/interrupt.h> | |
362775e2 | 39 | #include <linux/kernel.h> |
1da177e4 | 40 | #include <linux/module.h> |
24982c5f | 41 | #include <linux/dma-mapping.h> |
1da177e4 LT |
42 | #include <linux/moduleparam.h> |
43 | #include <linux/init.h> | |
44 | #include <linux/slab.h> | |
45 | #include <linux/pci.h> | |
62932df8 | 46 | #include <linux/mutex.h> |
0cbf0098 | 47 | #include <linux/reboot.h> |
27fe48d9 | 48 | #include <linux/io.h> |
b8dfc462 | 49 | #include <linux/pm_runtime.h> |
5d890f59 PLB |
50 | #include <linux/clocksource.h> |
51 | #include <linux/time.h> | |
52 | ||
27fe48d9 TI |
53 | #ifdef CONFIG_X86 |
54 | /* for snoop control */ | |
55 | #include <asm/pgtable.h> | |
56 | #include <asm/cacheflush.h> | |
57 | #endif | |
1da177e4 LT |
58 | #include <sound/core.h> |
59 | #include <sound/initval.h> | |
9121947d | 60 | #include <linux/vgaarb.h> |
a82d51ed | 61 | #include <linux/vga_switcheroo.h> |
4918cdab | 62 | #include <linux/firmware.h> |
1da177e4 LT |
63 | #include "hda_codec.h" |
64 | ||
65 | ||
5aba4f8e TI |
66 | static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX; |
67 | static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR; | |
a67ff6a5 | 68 | static bool enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP; |
5aba4f8e | 69 | static char *model[SNDRV_CARDS]; |
1dac6695 | 70 | static int position_fix[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1}; |
5c0d7bc1 | 71 | static int bdl_pos_adj[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1}; |
5aba4f8e | 72 | static int probe_mask[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1}; |
d4d9cd03 | 73 | static int probe_only[SNDRV_CARDS]; |
26a6cb6c | 74 | static int jackpoll_ms[SNDRV_CARDS]; |
a67ff6a5 | 75 | static bool single_cmd; |
71623855 | 76 | static int enable_msi = -1; |
4ea6fbc8 TI |
77 | #ifdef CONFIG_SND_HDA_PATCH_LOADER |
78 | static char *patch[SNDRV_CARDS]; | |
79 | #endif | |
2dca0bba | 80 | #ifdef CONFIG_SND_HDA_INPUT_BEEP |
0920c9b4 | 81 | static bool beep_mode[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = |
2dca0bba JK |
82 | CONFIG_SND_HDA_INPUT_BEEP_MODE}; |
83 | #endif | |
1da177e4 | 84 | |
5aba4f8e | 85 | module_param_array(index, int, NULL, 0444); |
1da177e4 | 86 | MODULE_PARM_DESC(index, "Index value for Intel HD audio interface."); |
5aba4f8e | 87 | module_param_array(id, charp, NULL, 0444); |
1da177e4 | 88 | MODULE_PARM_DESC(id, "ID string for Intel HD audio interface."); |
5aba4f8e TI |
89 | module_param_array(enable, bool, NULL, 0444); |
90 | MODULE_PARM_DESC(enable, "Enable Intel HD audio interface."); | |
91 | module_param_array(model, charp, NULL, 0444); | |
1da177e4 | 92 | MODULE_PARM_DESC(model, "Use the given board model."); |
5aba4f8e | 93 | module_param_array(position_fix, int, NULL, 0444); |
4cb36310 | 94 | MODULE_PARM_DESC(position_fix, "DMA pointer read method." |
1dac6695 | 95 | "(-1 = system default, 0 = auto, 1 = LPIB, 2 = POSBUF, 3 = VIACOMBO, 4 = COMBO)."); |
555e219f TI |
96 | module_param_array(bdl_pos_adj, int, NULL, 0644); |
97 | MODULE_PARM_DESC(bdl_pos_adj, "BDL position adjustment offset."); | |
5aba4f8e | 98 | module_param_array(probe_mask, int, NULL, 0444); |
606ad75f | 99 | MODULE_PARM_DESC(probe_mask, "Bitmask to probe codecs (default = -1)."); |
079e683e | 100 | module_param_array(probe_only, int, NULL, 0444); |
d4d9cd03 | 101 | MODULE_PARM_DESC(probe_only, "Only probing and no codec initialization."); |
26a6cb6c DH |
102 | module_param_array(jackpoll_ms, int, NULL, 0444); |
103 | MODULE_PARM_DESC(jackpoll_ms, "Ms between polling for jack events (default = 0, using unsol events only)"); | |
27346166 | 104 | module_param(single_cmd, bool, 0444); |
d01ce99f TI |
105 | MODULE_PARM_DESC(single_cmd, "Use single command to communicate with codecs " |
106 | "(for debugging only)."); | |
ac9ef6cf | 107 | module_param(enable_msi, bint, 0444); |
134a11f0 | 108 | MODULE_PARM_DESC(enable_msi, "Enable Message Signaled Interrupt (MSI)"); |
4ea6fbc8 TI |
109 | #ifdef CONFIG_SND_HDA_PATCH_LOADER |
110 | module_param_array(patch, charp, NULL, 0444); | |
111 | MODULE_PARM_DESC(patch, "Patch file for Intel HD audio interface."); | |
112 | #endif | |
2dca0bba | 113 | #ifdef CONFIG_SND_HDA_INPUT_BEEP |
0920c9b4 | 114 | module_param_array(beep_mode, bool, NULL, 0444); |
2dca0bba | 115 | MODULE_PARM_DESC(beep_mode, "Select HDA Beep registration mode " |
0920c9b4 | 116 | "(0=off, 1=on) (default=1)."); |
2dca0bba | 117 | #endif |
606ad75f | 118 | |
83012a7c | 119 | #ifdef CONFIG_PM |
65fcd41d TI |
120 | static int param_set_xint(const char *val, const struct kernel_param *kp); |
121 | static struct kernel_param_ops param_ops_xint = { | |
122 | .set = param_set_xint, | |
123 | .get = param_get_int, | |
124 | }; | |
125 | #define param_check_xint param_check_int | |
126 | ||
fee2fba3 | 127 | static int power_save = CONFIG_SND_HDA_POWER_SAVE_DEFAULT; |
65fcd41d | 128 | module_param(power_save, xint, 0644); |
fee2fba3 TI |
129 | MODULE_PARM_DESC(power_save, "Automatic power-saving timeout " |
130 | "(in second, 0 = disable)."); | |
1da177e4 | 131 | |
dee1b66c TI |
132 | /* reset the HD-audio controller in power save mode. |
133 | * this may give more power-saving, but will take longer time to | |
134 | * wake up. | |
135 | */ | |
a67ff6a5 | 136 | static bool power_save_controller = 1; |
dee1b66c TI |
137 | module_param(power_save_controller, bool, 0644); |
138 | MODULE_PARM_DESC(power_save_controller, "Reset controller in power save mode."); | |
83012a7c | 139 | #endif /* CONFIG_PM */ |
dee1b66c | 140 | |
7bfe059e TI |
141 | static int align_buffer_size = -1; |
142 | module_param(align_buffer_size, bint, 0644); | |
2ae66c26 PLB |
143 | MODULE_PARM_DESC(align_buffer_size, |
144 | "Force buffer and period sizes to be multiple of 128 bytes."); | |
145 | ||
27fe48d9 TI |
146 | #ifdef CONFIG_X86 |
147 | static bool hda_snoop = true; | |
148 | module_param_named(snoop, hda_snoop, bool, 0444); | |
149 | MODULE_PARM_DESC(snoop, "Enable/disable snooping"); | |
150 | #define azx_snoop(chip) (chip)->snoop | |
151 | #else | |
152 | #define hda_snoop true | |
153 | #define azx_snoop(chip) true | |
154 | #endif | |
155 | ||
156 | ||
1da177e4 LT |
157 | MODULE_LICENSE("GPL"); |
158 | MODULE_SUPPORTED_DEVICE("{{Intel, ICH6}," | |
159 | "{Intel, ICH6M}," | |
2f1b3818 | 160 | "{Intel, ICH7}," |
f5d40b30 | 161 | "{Intel, ESB2}," |
d2981393 | 162 | "{Intel, ICH8}," |
f9cc8a8b | 163 | "{Intel, ICH9}," |
c34f5a04 | 164 | "{Intel, ICH10}," |
b29c2360 | 165 | "{Intel, PCH}," |
d2f2fcd2 | 166 | "{Intel, CPT}," |
d2edeb7c | 167 | "{Intel, PPT}," |
8bc039a1 | 168 | "{Intel, LPT}," |
144dad99 | 169 | "{Intel, LPT_LP}," |
e926f2c8 | 170 | "{Intel, HPT}," |
cea310e8 | 171 | "{Intel, PBG}," |
4979bca9 | 172 | "{Intel, SCH}," |
fc20a562 | 173 | "{ATI, SB450}," |
89be83f8 | 174 | "{ATI, SB600}," |
778b6e1b | 175 | "{ATI, RS600}," |
5b15c95f | 176 | "{ATI, RS690}," |
e6db1119 WL |
177 | "{ATI, RS780}," |
178 | "{ATI, R600}," | |
2797f724 HRK |
179 | "{ATI, RV630}," |
180 | "{ATI, RV610}," | |
27da1834 WL |
181 | "{ATI, RV670}," |
182 | "{ATI, RV635}," | |
183 | "{ATI, RV620}," | |
184 | "{ATI, RV770}," | |
fc20a562 | 185 | "{VIA, VT8251}," |
47672310 | 186 | "{VIA, VT8237A}," |
07e4ca50 TI |
187 | "{SiS, SIS966}," |
188 | "{ULI, M5461}}"); | |
1da177e4 LT |
189 | MODULE_DESCRIPTION("Intel HDA driver"); |
190 | ||
4abc1cc2 TI |
191 | #ifdef CONFIG_SND_VERBOSE_PRINTK |
192 | #define SFX /* nop */ | |
193 | #else | |
1da177e4 | 194 | #define SFX "hda-intel: " |
4abc1cc2 | 195 | #endif |
cb53c626 | 196 | |
a82d51ed TI |
197 | #if defined(CONFIG_PM) && defined(CONFIG_VGA_SWITCHEROO) |
198 | #ifdef CONFIG_SND_HDA_CODEC_HDMI | |
199 | #define SUPPORT_VGA_SWITCHEROO | |
200 | #endif | |
201 | #endif | |
202 | ||
203 | ||
1da177e4 LT |
204 | /* |
205 | * registers | |
206 | */ | |
207 | #define ICH6_REG_GCAP 0x00 | |
b21fadb9 TI |
208 | #define ICH6_GCAP_64OK (1 << 0) /* 64bit address support */ |
209 | #define ICH6_GCAP_NSDO (3 << 1) /* # of serial data out signals */ | |
210 | #define ICH6_GCAP_BSS (31 << 3) /* # of bidirectional streams */ | |
211 | #define ICH6_GCAP_ISS (15 << 8) /* # of input streams */ | |
212 | #define ICH6_GCAP_OSS (15 << 12) /* # of output streams */ | |
1da177e4 LT |
213 | #define ICH6_REG_VMIN 0x02 |
214 | #define ICH6_REG_VMAJ 0x03 | |
215 | #define ICH6_REG_OUTPAY 0x04 | |
216 | #define ICH6_REG_INPAY 0x06 | |
217 | #define ICH6_REG_GCTL 0x08 | |
8a933ece | 218 | #define ICH6_GCTL_RESET (1 << 0) /* controller reset */ |
b21fadb9 TI |
219 | #define ICH6_GCTL_FCNTRL (1 << 1) /* flush control */ |
220 | #define ICH6_GCTL_UNSOL (1 << 8) /* accept unsol. response enable */ | |
1da177e4 LT |
221 | #define ICH6_REG_WAKEEN 0x0c |
222 | #define ICH6_REG_STATESTS 0x0e | |
223 | #define ICH6_REG_GSTS 0x10 | |
b21fadb9 | 224 | #define ICH6_GSTS_FSTS (1 << 1) /* flush status */ |
1da177e4 LT |
225 | #define ICH6_REG_INTCTL 0x20 |
226 | #define ICH6_REG_INTSTS 0x24 | |
e5463720 | 227 | #define ICH6_REG_WALLCLK 0x30 /* 24Mhz source */ |
8b0bd226 TI |
228 | #define ICH6_REG_OLD_SSYNC 0x34 /* SSYNC for old ICH */ |
229 | #define ICH6_REG_SSYNC 0x38 | |
1da177e4 LT |
230 | #define ICH6_REG_CORBLBASE 0x40 |
231 | #define ICH6_REG_CORBUBASE 0x44 | |
232 | #define ICH6_REG_CORBWP 0x48 | |
b21fadb9 TI |
233 | #define ICH6_REG_CORBRP 0x4a |
234 | #define ICH6_CORBRP_RST (1 << 15) /* read pointer reset */ | |
1da177e4 | 235 | #define ICH6_REG_CORBCTL 0x4c |
b21fadb9 TI |
236 | #define ICH6_CORBCTL_RUN (1 << 1) /* enable DMA */ |
237 | #define ICH6_CORBCTL_CMEIE (1 << 0) /* enable memory error irq */ | |
1da177e4 | 238 | #define ICH6_REG_CORBSTS 0x4d |
b21fadb9 | 239 | #define ICH6_CORBSTS_CMEI (1 << 0) /* memory error indication */ |
1da177e4 LT |
240 | #define ICH6_REG_CORBSIZE 0x4e |
241 | ||
242 | #define ICH6_REG_RIRBLBASE 0x50 | |
243 | #define ICH6_REG_RIRBUBASE 0x54 | |
244 | #define ICH6_REG_RIRBWP 0x58 | |
b21fadb9 | 245 | #define ICH6_RIRBWP_RST (1 << 15) /* write pointer reset */ |
1da177e4 LT |
246 | #define ICH6_REG_RINTCNT 0x5a |
247 | #define ICH6_REG_RIRBCTL 0x5c | |
b21fadb9 TI |
248 | #define ICH6_RBCTL_IRQ_EN (1 << 0) /* enable IRQ */ |
249 | #define ICH6_RBCTL_DMA_EN (1 << 1) /* enable DMA */ | |
250 | #define ICH6_RBCTL_OVERRUN_EN (1 << 2) /* enable overrun irq */ | |
1da177e4 | 251 | #define ICH6_REG_RIRBSTS 0x5d |
b21fadb9 TI |
252 | #define ICH6_RBSTS_IRQ (1 << 0) /* response irq */ |
253 | #define ICH6_RBSTS_OVERRUN (1 << 2) /* overrun irq */ | |
1da177e4 LT |
254 | #define ICH6_REG_RIRBSIZE 0x5e |
255 | ||
256 | #define ICH6_REG_IC 0x60 | |
257 | #define ICH6_REG_IR 0x64 | |
258 | #define ICH6_REG_IRS 0x68 | |
259 | #define ICH6_IRS_VALID (1<<1) | |
260 | #define ICH6_IRS_BUSY (1<<0) | |
261 | ||
262 | #define ICH6_REG_DPLBASE 0x70 | |
263 | #define ICH6_REG_DPUBASE 0x74 | |
264 | #define ICH6_DPLBASE_ENABLE 0x1 /* Enable position buffer */ | |
265 | ||
266 | /* SD offset: SDI0=0x80, SDI1=0xa0, ... SDO3=0x160 */ | |
267 | enum { SDI0, SDI1, SDI2, SDI3, SDO0, SDO1, SDO2, SDO3 }; | |
268 | ||
269 | /* stream register offsets from stream base */ | |
270 | #define ICH6_REG_SD_CTL 0x00 | |
271 | #define ICH6_REG_SD_STS 0x03 | |
272 | #define ICH6_REG_SD_LPIB 0x04 | |
273 | #define ICH6_REG_SD_CBL 0x08 | |
274 | #define ICH6_REG_SD_LVI 0x0c | |
275 | #define ICH6_REG_SD_FIFOW 0x0e | |
276 | #define ICH6_REG_SD_FIFOSIZE 0x10 | |
277 | #define ICH6_REG_SD_FORMAT 0x12 | |
278 | #define ICH6_REG_SD_BDLPL 0x18 | |
279 | #define ICH6_REG_SD_BDLPU 0x1c | |
280 | ||
281 | /* PCI space */ | |
282 | #define ICH6_PCIREG_TCSEL 0x44 | |
283 | ||
284 | /* | |
285 | * other constants | |
286 | */ | |
287 | ||
288 | /* max number of SDs */ | |
07e4ca50 | 289 | /* ICH, ATI and VIA have 4 playback and 4 capture */ |
07e4ca50 | 290 | #define ICH6_NUM_CAPTURE 4 |
07e4ca50 TI |
291 | #define ICH6_NUM_PLAYBACK 4 |
292 | ||
293 | /* ULI has 6 playback and 5 capture */ | |
07e4ca50 | 294 | #define ULI_NUM_CAPTURE 5 |
07e4ca50 TI |
295 | #define ULI_NUM_PLAYBACK 6 |
296 | ||
778b6e1b | 297 | /* ATI HDMI has 1 playback and 0 capture */ |
778b6e1b | 298 | #define ATIHDMI_NUM_CAPTURE 0 |
778b6e1b FK |
299 | #define ATIHDMI_NUM_PLAYBACK 1 |
300 | ||
f269002e KY |
301 | /* TERA has 4 playback and 3 capture */ |
302 | #define TERA_NUM_CAPTURE 3 | |
303 | #define TERA_NUM_PLAYBACK 4 | |
304 | ||
07e4ca50 TI |
305 | /* this number is statically defined for simplicity */ |
306 | #define MAX_AZX_DEV 16 | |
307 | ||
1da177e4 | 308 | /* max number of fragments - we may use more if allocating more pages for BDL */ |
4ce107b9 TI |
309 | #define BDL_SIZE 4096 |
310 | #define AZX_MAX_BDL_ENTRIES (BDL_SIZE / 16) | |
311 | #define AZX_MAX_FRAG 32 | |
1da177e4 LT |
312 | /* max buffer size - no h/w limit, you can increase as you like */ |
313 | #define AZX_MAX_BUF_SIZE (1024*1024*1024) | |
1da177e4 LT |
314 | |
315 | /* RIRB int mask: overrun[2], response[0] */ | |
316 | #define RIRB_INT_RESPONSE 0x01 | |
317 | #define RIRB_INT_OVERRUN 0x04 | |
318 | #define RIRB_INT_MASK 0x05 | |
319 | ||
2f5983f2 | 320 | /* STATESTS int mask: S3,SD2,SD1,SD0 */ |
7445dfc1 WN |
321 | #define AZX_MAX_CODECS 8 |
322 | #define AZX_DEFAULT_CODECS 4 | |
deadff16 | 323 | #define STATESTS_INT_MASK ((1 << AZX_MAX_CODECS) - 1) |
1da177e4 LT |
324 | |
325 | /* SD_CTL bits */ | |
326 | #define SD_CTL_STREAM_RESET 0x01 /* stream reset bit */ | |
327 | #define SD_CTL_DMA_START 0x02 /* stream DMA start bit */ | |
850f0e52 TI |
328 | #define SD_CTL_STRIPE (3 << 16) /* stripe control */ |
329 | #define SD_CTL_TRAFFIC_PRIO (1 << 18) /* traffic priority */ | |
330 | #define SD_CTL_DIR (1 << 19) /* bi-directional stream */ | |
1da177e4 LT |
331 | #define SD_CTL_STREAM_TAG_MASK (0xf << 20) |
332 | #define SD_CTL_STREAM_TAG_SHIFT 20 | |
333 | ||
334 | /* SD_CTL and SD_STS */ | |
335 | #define SD_INT_DESC_ERR 0x10 /* descriptor error interrupt */ | |
336 | #define SD_INT_FIFO_ERR 0x08 /* FIFO error interrupt */ | |
337 | #define SD_INT_COMPLETE 0x04 /* completion interrupt */ | |
d01ce99f TI |
338 | #define SD_INT_MASK (SD_INT_DESC_ERR|SD_INT_FIFO_ERR|\ |
339 | SD_INT_COMPLETE) | |
1da177e4 LT |
340 | |
341 | /* SD_STS */ | |
342 | #define SD_STS_FIFO_READY 0x20 /* FIFO ready */ | |
343 | ||
344 | /* INTCTL and INTSTS */ | |
d01ce99f TI |
345 | #define ICH6_INT_ALL_STREAM 0xff /* all stream interrupts */ |
346 | #define ICH6_INT_CTRL_EN 0x40000000 /* controller interrupt enable bit */ | |
347 | #define ICH6_INT_GLOBAL_EN 0x80000000 /* global interrupt enable bit */ | |
1da177e4 | 348 | |
1da177e4 LT |
349 | /* below are so far hardcoded - should read registers in future */ |
350 | #define ICH6_MAX_CORB_ENTRIES 256 | |
351 | #define ICH6_MAX_RIRB_ENTRIES 256 | |
352 | ||
c74db86b TI |
353 | /* position fix mode */ |
354 | enum { | |
0be3b5d3 | 355 | POS_FIX_AUTO, |
d2e1c973 | 356 | POS_FIX_LPIB, |
0be3b5d3 | 357 | POS_FIX_POSBUF, |
4cb36310 | 358 | POS_FIX_VIACOMBO, |
a6f2fd55 | 359 | POS_FIX_COMBO, |
c74db86b | 360 | }; |
1da177e4 | 361 | |
f5d40b30 | 362 | /* Defines for ATI HD Audio support in SB450 south bridge */ |
f5d40b30 FL |
363 | #define ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR 0x42 |
364 | #define ATI_SB450_HDAUDIO_ENABLE_SNOOP 0x02 | |
365 | ||
da3fca21 V |
366 | /* Defines for Nvidia HDA support */ |
367 | #define NVIDIA_HDA_TRANSREG_ADDR 0x4e | |
368 | #define NVIDIA_HDA_ENABLE_COHBITS 0x0f | |
320dcc30 PC |
369 | #define NVIDIA_HDA_ISTRM_COH 0x4d |
370 | #define NVIDIA_HDA_OSTRM_COH 0x4c | |
371 | #define NVIDIA_HDA_ENABLE_COHBIT 0x01 | |
f5d40b30 | 372 | |
90a5ad52 TI |
373 | /* Defines for Intel SCH HDA snoop control */ |
374 | #define INTEL_SCH_HDA_DEVC 0x78 | |
375 | #define INTEL_SCH_HDA_DEVC_NOSNOOP (0x1<<11) | |
376 | ||
0e153474 JC |
377 | /* Define IN stream 0 FIFO size offset in VIA controller */ |
378 | #define VIA_IN_STREAM0_FIFO_SIZE_OFFSET 0x90 | |
379 | /* Define VIA HD Audio Device ID*/ | |
380 | #define VIA_HDAC_DEVICE_ID 0x3288 | |
381 | ||
c4da29ca YL |
382 | /* HD Audio class code */ |
383 | #define PCI_CLASS_MULTIMEDIA_HD_AUDIO 0x0403 | |
90a5ad52 | 384 | |
1da177e4 LT |
385 | /* |
386 | */ | |
387 | ||
a98f90fd | 388 | struct azx_dev { |
4ce107b9 | 389 | struct snd_dma_buffer bdl; /* BDL buffer */ |
d01ce99f | 390 | u32 *posbuf; /* position buffer pointer */ |
1da177e4 | 391 | |
d01ce99f | 392 | unsigned int bufsize; /* size of the play buffer in bytes */ |
9ad593f6 | 393 | unsigned int period_bytes; /* size of the period in bytes */ |
d01ce99f TI |
394 | unsigned int frags; /* number for period in the play buffer */ |
395 | unsigned int fifo_size; /* FIFO size */ | |
e5463720 JK |
396 | unsigned long start_wallclk; /* start + minimum wallclk */ |
397 | unsigned long period_wallclk; /* wallclk for period */ | |
1da177e4 | 398 | |
d01ce99f | 399 | void __iomem *sd_addr; /* stream descriptor pointer */ |
1da177e4 | 400 | |
d01ce99f | 401 | u32 sd_int_sta_mask; /* stream int status mask */ |
1da177e4 LT |
402 | |
403 | /* pcm support */ | |
d01ce99f TI |
404 | struct snd_pcm_substream *substream; /* assigned substream, |
405 | * set in PCM open | |
406 | */ | |
407 | unsigned int format_val; /* format value to be set in the | |
408 | * controller and the codec | |
409 | */ | |
1da177e4 LT |
410 | unsigned char stream_tag; /* assigned stream */ |
411 | unsigned char index; /* stream index */ | |
d5cf9911 | 412 | int assigned_key; /* last device# key assigned to */ |
1da177e4 | 413 | |
927fc866 PM |
414 | unsigned int opened :1; |
415 | unsigned int running :1; | |
675f25d4 | 416 | unsigned int irq_pending :1; |
0e153474 JC |
417 | /* |
418 | * For VIA: | |
419 | * A flag to ensure DMA position is 0 | |
420 | * when link position is not greater than FIFO size | |
421 | */ | |
422 | unsigned int insufficient :1; | |
27fe48d9 | 423 | unsigned int wc_marked:1; |
915bf29e | 424 | unsigned int no_period_wakeup:1; |
5d890f59 PLB |
425 | |
426 | struct timecounter azx_tc; | |
427 | struct cyclecounter azx_cc; | |
1da177e4 LT |
428 | }; |
429 | ||
430 | /* CORB/RIRB */ | |
a98f90fd | 431 | struct azx_rb { |
1da177e4 LT |
432 | u32 *buf; /* CORB/RIRB buffer |
433 | * Each CORB entry is 4byte, RIRB is 8byte | |
434 | */ | |
435 | dma_addr_t addr; /* physical address of CORB/RIRB buffer */ | |
436 | /* for RIRB */ | |
437 | unsigned short rp, wp; /* read/write pointers */ | |
deadff16 WF |
438 | int cmds[AZX_MAX_CODECS]; /* number of pending requests */ |
439 | u32 res[AZX_MAX_CODECS]; /* last read value */ | |
1da177e4 LT |
440 | }; |
441 | ||
01b65bfb TI |
442 | struct azx_pcm { |
443 | struct azx *chip; | |
444 | struct snd_pcm *pcm; | |
445 | struct hda_codec *codec; | |
446 | struct hda_pcm_stream *hinfo[2]; | |
447 | struct list_head list; | |
448 | }; | |
449 | ||
a98f90fd TI |
450 | struct azx { |
451 | struct snd_card *card; | |
1da177e4 | 452 | struct pci_dev *pci; |
555e219f | 453 | int dev_index; |
1da177e4 | 454 | |
07e4ca50 TI |
455 | /* chip type specific */ |
456 | int driver_type; | |
9477c58e | 457 | unsigned int driver_caps; |
07e4ca50 TI |
458 | int playback_streams; |
459 | int playback_index_offset; | |
460 | int capture_streams; | |
461 | int capture_index_offset; | |
462 | int num_streams; | |
463 | ||
1da177e4 LT |
464 | /* pci resources */ |
465 | unsigned long addr; | |
466 | void __iomem *remap_addr; | |
467 | int irq; | |
468 | ||
469 | /* locks */ | |
470 | spinlock_t reg_lock; | |
62932df8 | 471 | struct mutex open_mutex; |
1da177e4 | 472 | |
07e4ca50 | 473 | /* streams (x num_streams) */ |
a98f90fd | 474 | struct azx_dev *azx_dev; |
1da177e4 LT |
475 | |
476 | /* PCM */ | |
01b65bfb | 477 | struct list_head pcm_list; /* azx_pcm list */ |
1da177e4 LT |
478 | |
479 | /* HD codec */ | |
480 | unsigned short codec_mask; | |
f1eaaeec | 481 | int codec_probe_mask; /* copied from probe_mask option */ |
1da177e4 | 482 | struct hda_bus *bus; |
2dca0bba | 483 | unsigned int beep_mode; |
1da177e4 LT |
484 | |
485 | /* CORB/RIRB */ | |
a98f90fd TI |
486 | struct azx_rb corb; |
487 | struct azx_rb rirb; | |
1da177e4 | 488 | |
4ce107b9 | 489 | /* CORB/RIRB and position buffers */ |
1da177e4 LT |
490 | struct snd_dma_buffer rb; |
491 | struct snd_dma_buffer posbuf; | |
c74db86b | 492 | |
4918cdab TI |
493 | #ifdef CONFIG_SND_HDA_PATCH_LOADER |
494 | const struct firmware *fw; | |
495 | #endif | |
496 | ||
c74db86b | 497 | /* flags */ |
beaffc39 | 498 | int position_fix[2]; /* for both playback/capture streams */ |
1eb6dc7d | 499 | int poll_count; |
cb53c626 | 500 | unsigned int running :1; |
927fc866 PM |
501 | unsigned int initialized :1; |
502 | unsigned int single_cmd :1; | |
503 | unsigned int polling_mode :1; | |
68e7fffc | 504 | unsigned int msi :1; |
a6a950a8 | 505 | unsigned int irq_pending_warned :1; |
6ce4a3bc | 506 | unsigned int probing :1; /* codec probing phase */ |
27fe48d9 | 507 | unsigned int snoop:1; |
52409aa6 | 508 | unsigned int align_buffer_size:1; |
a82d51ed TI |
509 | unsigned int region_requested:1; |
510 | ||
511 | /* VGA-switcheroo setup */ | |
512 | unsigned int use_vga_switcheroo:1; | |
128960a9 | 513 | unsigned int vga_switcheroo_registered:1; |
a82d51ed TI |
514 | unsigned int init_failed:1; /* delayed init failed */ |
515 | unsigned int disabled:1; /* disabled by VGA-switcher */ | |
43bbb6cc TI |
516 | |
517 | /* for debugging */ | |
feb27340 | 518 | unsigned int last_cmd[AZX_MAX_CODECS]; |
9ad593f6 TI |
519 | |
520 | /* for pending irqs */ | |
521 | struct work_struct irq_pending_work; | |
0cbf0098 TI |
522 | |
523 | /* reboot notifier (for mysterious hangup problem at power-down) */ | |
524 | struct notifier_block reboot_notifier; | |
65fcd41d TI |
525 | |
526 | /* card list (for power_save trigger) */ | |
527 | struct list_head list; | |
1da177e4 LT |
528 | }; |
529 | ||
1a8506d4 TI |
530 | #define CREATE_TRACE_POINTS |
531 | #include "hda_intel_trace.h" | |
532 | ||
07e4ca50 TI |
533 | /* driver types */ |
534 | enum { | |
535 | AZX_DRIVER_ICH, | |
32679f95 | 536 | AZX_DRIVER_PCH, |
4979bca9 | 537 | AZX_DRIVER_SCH, |
07e4ca50 | 538 | AZX_DRIVER_ATI, |
778b6e1b | 539 | AZX_DRIVER_ATIHDMI, |
1815b34a | 540 | AZX_DRIVER_ATIHDMI_NS, |
07e4ca50 TI |
541 | AZX_DRIVER_VIA, |
542 | AZX_DRIVER_SIS, | |
543 | AZX_DRIVER_ULI, | |
da3fca21 | 544 | AZX_DRIVER_NVIDIA, |
f269002e | 545 | AZX_DRIVER_TERA, |
14d34f16 | 546 | AZX_DRIVER_CTX, |
5ae763b1 | 547 | AZX_DRIVER_CTHDA, |
c4da29ca | 548 | AZX_DRIVER_GENERIC, |
2f5983f2 | 549 | AZX_NUM_DRIVERS, /* keep this as last entry */ |
07e4ca50 TI |
550 | }; |
551 | ||
9477c58e TI |
552 | /* driver quirks (capabilities) */ |
553 | /* bits 0-7 are used for indicating driver type */ | |
554 | #define AZX_DCAPS_NO_TCSEL (1 << 8) /* No Intel TCSEL bit */ | |
555 | #define AZX_DCAPS_NO_MSI (1 << 9) /* No MSI support */ | |
556 | #define AZX_DCAPS_ATI_SNOOP (1 << 10) /* ATI snoop enable */ | |
557 | #define AZX_DCAPS_NVIDIA_SNOOP (1 << 11) /* Nvidia snoop enable */ | |
558 | #define AZX_DCAPS_SCH_SNOOP (1 << 12) /* SCH/PCH snoop enable */ | |
559 | #define AZX_DCAPS_RIRB_DELAY (1 << 13) /* Long delay in read loop */ | |
560 | #define AZX_DCAPS_RIRB_PRE_DELAY (1 << 14) /* Put a delay before read */ | |
561 | #define AZX_DCAPS_CTX_WORKAROUND (1 << 15) /* X-Fi workaround */ | |
562 | #define AZX_DCAPS_POSFIX_LPIB (1 << 16) /* Use LPIB as default */ | |
563 | #define AZX_DCAPS_POSFIX_VIA (1 << 17) /* Use VIACOMBO as default */ | |
564 | #define AZX_DCAPS_NO_64BIT (1 << 18) /* No 64bit address */ | |
565 | #define AZX_DCAPS_SYNC_WRITE (1 << 19) /* sync each cmd write */ | |
8b0bd226 | 566 | #define AZX_DCAPS_OLD_SSYNC (1 << 20) /* Old SSYNC reg for ICH */ |
2ae66c26 | 567 | #define AZX_DCAPS_BUFSIZE (1 << 21) /* no buffer size alignment */ |
7bfe059e | 568 | #define AZX_DCAPS_ALIGN_BUFSIZE (1 << 22) /* buffer size alignment */ |
5ae763b1 | 569 | #define AZX_DCAPS_4K_BDLE_BOUNDARY (1 << 23) /* BDLE in 4k boundary */ |
90accc58 | 570 | #define AZX_DCAPS_COUNT_LPIB_DELAY (1 << 25) /* Take LPIB as delay */ |
2ea3c6a2 TI |
571 | #define AZX_DCAPS_PM_RUNTIME (1 << 26) /* runtime PM support */ |
572 | ||
573 | /* quirks for Intel PCH */ | |
574 | #define AZX_DCAPS_INTEL_PCH \ | |
575 | (AZX_DCAPS_SCH_SNOOP | AZX_DCAPS_BUFSIZE | \ | |
576 | AZX_DCAPS_COUNT_LPIB_DELAY | AZX_DCAPS_PM_RUNTIME) | |
9477c58e TI |
577 | |
578 | /* quirks for ATI SB / AMD Hudson */ | |
579 | #define AZX_DCAPS_PRESET_ATI_SB \ | |
580 | (AZX_DCAPS_ATI_SNOOP | AZX_DCAPS_NO_TCSEL | \ | |
581 | AZX_DCAPS_SYNC_WRITE | AZX_DCAPS_POSFIX_LPIB) | |
582 | ||
583 | /* quirks for ATI/AMD HDMI */ | |
584 | #define AZX_DCAPS_PRESET_ATI_HDMI \ | |
585 | (AZX_DCAPS_NO_TCSEL | AZX_DCAPS_SYNC_WRITE | AZX_DCAPS_POSFIX_LPIB) | |
586 | ||
587 | /* quirks for Nvidia */ | |
588 | #define AZX_DCAPS_PRESET_NVIDIA \ | |
7bfe059e TI |
589 | (AZX_DCAPS_NVIDIA_SNOOP | AZX_DCAPS_RIRB_DELAY | AZX_DCAPS_NO_MSI |\ |
590 | AZX_DCAPS_ALIGN_BUFSIZE) | |
9477c58e | 591 | |
5ae763b1 TI |
592 | #define AZX_DCAPS_PRESET_CTHDA \ |
593 | (AZX_DCAPS_NO_MSI | AZX_DCAPS_POSFIX_LPIB | AZX_DCAPS_4K_BDLE_BOUNDARY) | |
594 | ||
a82d51ed TI |
595 | /* |
596 | * VGA-switcher support | |
597 | */ | |
598 | #ifdef SUPPORT_VGA_SWITCHEROO | |
5cb543db TI |
599 | #define use_vga_switcheroo(chip) ((chip)->use_vga_switcheroo) |
600 | #else | |
601 | #define use_vga_switcheroo(chip) 0 | |
602 | #endif | |
603 | ||
604 | #if defined(SUPPORT_VGA_SWITCHEROO) || defined(CONFIG_SND_HDA_PATCH_LOADER) | |
a82d51ed TI |
605 | #define DELAYED_INIT_MARK |
606 | #define DELAYED_INITDATA_MARK | |
a82d51ed TI |
607 | #else |
608 | #define DELAYED_INIT_MARK __devinit | |
609 | #define DELAYED_INITDATA_MARK __devinitdata | |
a82d51ed TI |
610 | #endif |
611 | ||
612 | static char *driver_short_names[] DELAYED_INITDATA_MARK = { | |
07e4ca50 | 613 | [AZX_DRIVER_ICH] = "HDA Intel", |
32679f95 | 614 | [AZX_DRIVER_PCH] = "HDA Intel PCH", |
4979bca9 | 615 | [AZX_DRIVER_SCH] = "HDA Intel MID", |
07e4ca50 | 616 | [AZX_DRIVER_ATI] = "HDA ATI SB", |
778b6e1b | 617 | [AZX_DRIVER_ATIHDMI] = "HDA ATI HDMI", |
1815b34a | 618 | [AZX_DRIVER_ATIHDMI_NS] = "HDA ATI HDMI", |
07e4ca50 TI |
619 | [AZX_DRIVER_VIA] = "HDA VIA VT82xx", |
620 | [AZX_DRIVER_SIS] = "HDA SIS966", | |
da3fca21 V |
621 | [AZX_DRIVER_ULI] = "HDA ULI M5461", |
622 | [AZX_DRIVER_NVIDIA] = "HDA NVidia", | |
f269002e | 623 | [AZX_DRIVER_TERA] = "HDA Teradici", |
14d34f16 | 624 | [AZX_DRIVER_CTX] = "HDA Creative", |
5ae763b1 | 625 | [AZX_DRIVER_CTHDA] = "HDA Creative", |
c4da29ca | 626 | [AZX_DRIVER_GENERIC] = "HD-Audio Generic", |
07e4ca50 TI |
627 | }; |
628 | ||
1da177e4 LT |
629 | /* |
630 | * macros for easy use | |
631 | */ | |
632 | #define azx_writel(chip,reg,value) \ | |
633 | writel(value, (chip)->remap_addr + ICH6_REG_##reg) | |
634 | #define azx_readl(chip,reg) \ | |
635 | readl((chip)->remap_addr + ICH6_REG_##reg) | |
636 | #define azx_writew(chip,reg,value) \ | |
637 | writew(value, (chip)->remap_addr + ICH6_REG_##reg) | |
638 | #define azx_readw(chip,reg) \ | |
639 | readw((chip)->remap_addr + ICH6_REG_##reg) | |
640 | #define azx_writeb(chip,reg,value) \ | |
641 | writeb(value, (chip)->remap_addr + ICH6_REG_##reg) | |
642 | #define azx_readb(chip,reg) \ | |
643 | readb((chip)->remap_addr + ICH6_REG_##reg) | |
644 | ||
645 | #define azx_sd_writel(dev,reg,value) \ | |
646 | writel(value, (dev)->sd_addr + ICH6_REG_##reg) | |
647 | #define azx_sd_readl(dev,reg) \ | |
648 | readl((dev)->sd_addr + ICH6_REG_##reg) | |
649 | #define azx_sd_writew(dev,reg,value) \ | |
650 | writew(value, (dev)->sd_addr + ICH6_REG_##reg) | |
651 | #define azx_sd_readw(dev,reg) \ | |
652 | readw((dev)->sd_addr + ICH6_REG_##reg) | |
653 | #define azx_sd_writeb(dev,reg,value) \ | |
654 | writeb(value, (dev)->sd_addr + ICH6_REG_##reg) | |
655 | #define azx_sd_readb(dev,reg) \ | |
656 | readb((dev)->sd_addr + ICH6_REG_##reg) | |
657 | ||
658 | /* for pcm support */ | |
a98f90fd | 659 | #define get_azx_dev(substream) (substream->runtime->private_data) |
1da177e4 | 660 | |
27fe48d9 TI |
661 | #ifdef CONFIG_X86 |
662 | static void __mark_pages_wc(struct azx *chip, void *addr, size_t size, bool on) | |
663 | { | |
664 | if (azx_snoop(chip)) | |
665 | return; | |
666 | if (addr && size) { | |
667 | int pages = (size + PAGE_SIZE - 1) >> PAGE_SHIFT; | |
668 | if (on) | |
669 | set_memory_wc((unsigned long)addr, pages); | |
670 | else | |
671 | set_memory_wb((unsigned long)addr, pages); | |
672 | } | |
673 | } | |
674 | ||
675 | static inline void mark_pages_wc(struct azx *chip, struct snd_dma_buffer *buf, | |
676 | bool on) | |
677 | { | |
678 | __mark_pages_wc(chip, buf->area, buf->bytes, on); | |
679 | } | |
680 | static inline void mark_runtime_wc(struct azx *chip, struct azx_dev *azx_dev, | |
681 | struct snd_pcm_runtime *runtime, bool on) | |
682 | { | |
683 | if (azx_dev->wc_marked != on) { | |
684 | __mark_pages_wc(chip, runtime->dma_area, runtime->dma_bytes, on); | |
685 | azx_dev->wc_marked = on; | |
686 | } | |
687 | } | |
688 | #else | |
689 | /* NOP for other archs */ | |
690 | static inline void mark_pages_wc(struct azx *chip, struct snd_dma_buffer *buf, | |
691 | bool on) | |
692 | { | |
693 | } | |
694 | static inline void mark_runtime_wc(struct azx *chip, struct azx_dev *azx_dev, | |
695 | struct snd_pcm_runtime *runtime, bool on) | |
696 | { | |
697 | } | |
698 | #endif | |
699 | ||
68e7fffc | 700 | static int azx_acquire_irq(struct azx *chip, int do_disconnect); |
1eb6dc7d | 701 | static int azx_send_cmd(struct hda_bus *bus, unsigned int val); |
1da177e4 LT |
702 | /* |
703 | * Interface for HD codec | |
704 | */ | |
705 | ||
1da177e4 LT |
706 | /* |
707 | * CORB / RIRB interface | |
708 | */ | |
a98f90fd | 709 | static int azx_alloc_cmd_io(struct azx *chip) |
1da177e4 LT |
710 | { |
711 | int err; | |
712 | ||
713 | /* single page (at least 4096 bytes) must suffice for both ringbuffes */ | |
d01ce99f TI |
714 | err = snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV, |
715 | snd_dma_pci_data(chip->pci), | |
1da177e4 LT |
716 | PAGE_SIZE, &chip->rb); |
717 | if (err < 0) { | |
718 | snd_printk(KERN_ERR SFX "cannot allocate CORB/RIRB\n"); | |
719 | return err; | |
720 | } | |
27fe48d9 | 721 | mark_pages_wc(chip, &chip->rb, true); |
1da177e4 LT |
722 | return 0; |
723 | } | |
724 | ||
a98f90fd | 725 | static void azx_init_cmd_io(struct azx *chip) |
1da177e4 | 726 | { |
cdb1fbf2 | 727 | spin_lock_irq(&chip->reg_lock); |
1da177e4 LT |
728 | /* CORB set up */ |
729 | chip->corb.addr = chip->rb.addr; | |
730 | chip->corb.buf = (u32 *)chip->rb.area; | |
731 | azx_writel(chip, CORBLBASE, (u32)chip->corb.addr); | |
766979e0 | 732 | azx_writel(chip, CORBUBASE, upper_32_bits(chip->corb.addr)); |
1da177e4 | 733 | |
07e4ca50 TI |
734 | /* set the corb size to 256 entries (ULI requires explicitly) */ |
735 | azx_writeb(chip, CORBSIZE, 0x02); | |
1da177e4 LT |
736 | /* set the corb write pointer to 0 */ |
737 | azx_writew(chip, CORBWP, 0); | |
738 | /* reset the corb hw read pointer */ | |
b21fadb9 | 739 | azx_writew(chip, CORBRP, ICH6_CORBRP_RST); |
1da177e4 | 740 | /* enable corb dma */ |
b21fadb9 | 741 | azx_writeb(chip, CORBCTL, ICH6_CORBCTL_RUN); |
1da177e4 LT |
742 | |
743 | /* RIRB set up */ | |
744 | chip->rirb.addr = chip->rb.addr + 2048; | |
745 | chip->rirb.buf = (u32 *)(chip->rb.area + 2048); | |
deadff16 WF |
746 | chip->rirb.wp = chip->rirb.rp = 0; |
747 | memset(chip->rirb.cmds, 0, sizeof(chip->rirb.cmds)); | |
1da177e4 | 748 | azx_writel(chip, RIRBLBASE, (u32)chip->rirb.addr); |
766979e0 | 749 | azx_writel(chip, RIRBUBASE, upper_32_bits(chip->rirb.addr)); |
1da177e4 | 750 | |
07e4ca50 TI |
751 | /* set the rirb size to 256 entries (ULI requires explicitly) */ |
752 | azx_writeb(chip, RIRBSIZE, 0x02); | |
1da177e4 | 753 | /* reset the rirb hw write pointer */ |
b21fadb9 | 754 | azx_writew(chip, RIRBWP, ICH6_RIRBWP_RST); |
1da177e4 | 755 | /* set N=1, get RIRB response interrupt for new entry */ |
9477c58e | 756 | if (chip->driver_caps & AZX_DCAPS_CTX_WORKAROUND) |
14d34f16 TI |
757 | azx_writew(chip, RINTCNT, 0xc0); |
758 | else | |
759 | azx_writew(chip, RINTCNT, 1); | |
1da177e4 | 760 | /* enable rirb dma and response irq */ |
1da177e4 | 761 | azx_writeb(chip, RIRBCTL, ICH6_RBCTL_DMA_EN | ICH6_RBCTL_IRQ_EN); |
cdb1fbf2 | 762 | spin_unlock_irq(&chip->reg_lock); |
1da177e4 LT |
763 | } |
764 | ||
a98f90fd | 765 | static void azx_free_cmd_io(struct azx *chip) |
1da177e4 | 766 | { |
cdb1fbf2 | 767 | spin_lock_irq(&chip->reg_lock); |
1da177e4 LT |
768 | /* disable ringbuffer DMAs */ |
769 | azx_writeb(chip, RIRBCTL, 0); | |
770 | azx_writeb(chip, CORBCTL, 0); | |
cdb1fbf2 | 771 | spin_unlock_irq(&chip->reg_lock); |
1da177e4 LT |
772 | } |
773 | ||
deadff16 WF |
774 | static unsigned int azx_command_addr(u32 cmd) |
775 | { | |
776 | unsigned int addr = cmd >> 28; | |
777 | ||
778 | if (addr >= AZX_MAX_CODECS) { | |
779 | snd_BUG(); | |
780 | addr = 0; | |
781 | } | |
782 | ||
783 | return addr; | |
784 | } | |
785 | ||
786 | static unsigned int azx_response_addr(u32 res) | |
787 | { | |
788 | unsigned int addr = res & 0xf; | |
789 | ||
790 | if (addr >= AZX_MAX_CODECS) { | |
791 | snd_BUG(); | |
792 | addr = 0; | |
793 | } | |
794 | ||
795 | return addr; | |
1da177e4 LT |
796 | } |
797 | ||
798 | /* send a command */ | |
33fa35ed | 799 | static int azx_corb_send_cmd(struct hda_bus *bus, u32 val) |
1da177e4 | 800 | { |
33fa35ed | 801 | struct azx *chip = bus->private_data; |
deadff16 | 802 | unsigned int addr = azx_command_addr(val); |
1da177e4 | 803 | unsigned int wp; |
1da177e4 | 804 | |
c32649fe WF |
805 | spin_lock_irq(&chip->reg_lock); |
806 | ||
1da177e4 LT |
807 | /* add command to corb */ |
808 | wp = azx_readb(chip, CORBWP); | |
809 | wp++; | |
810 | wp %= ICH6_MAX_CORB_ENTRIES; | |
811 | ||
deadff16 | 812 | chip->rirb.cmds[addr]++; |
1da177e4 LT |
813 | chip->corb.buf[wp] = cpu_to_le32(val); |
814 | azx_writel(chip, CORBWP, wp); | |
c32649fe | 815 | |
1da177e4 LT |
816 | spin_unlock_irq(&chip->reg_lock); |
817 | ||
818 | return 0; | |
819 | } | |
820 | ||
821 | #define ICH6_RIRB_EX_UNSOL_EV (1<<4) | |
822 | ||
823 | /* retrieve RIRB entry - called from interrupt handler */ | |
a98f90fd | 824 | static void azx_update_rirb(struct azx *chip) |
1da177e4 LT |
825 | { |
826 | unsigned int rp, wp; | |
deadff16 | 827 | unsigned int addr; |
1da177e4 LT |
828 | u32 res, res_ex; |
829 | ||
830 | wp = azx_readb(chip, RIRBWP); | |
831 | if (wp == chip->rirb.wp) | |
832 | return; | |
833 | chip->rirb.wp = wp; | |
deadff16 | 834 | |
1da177e4 LT |
835 | while (chip->rirb.rp != wp) { |
836 | chip->rirb.rp++; | |
837 | chip->rirb.rp %= ICH6_MAX_RIRB_ENTRIES; | |
838 | ||
839 | rp = chip->rirb.rp << 1; /* an RIRB entry is 8-bytes */ | |
840 | res_ex = le32_to_cpu(chip->rirb.buf[rp + 1]); | |
841 | res = le32_to_cpu(chip->rirb.buf[rp]); | |
deadff16 | 842 | addr = azx_response_addr(res_ex); |
1da177e4 LT |
843 | if (res_ex & ICH6_RIRB_EX_UNSOL_EV) |
844 | snd_hda_queue_unsol_event(chip->bus, res, res_ex); | |
deadff16 WF |
845 | else if (chip->rirb.cmds[addr]) { |
846 | chip->rirb.res[addr] = res; | |
2add9b92 | 847 | smp_wmb(); |
deadff16 | 848 | chip->rirb.cmds[addr]--; |
e310bb06 | 849 | } else |
9e3d352b | 850 | snd_printk(KERN_ERR SFX "%s: spurious response %#x:%#x, " |
e310bb06 | 851 | "last cmd=%#08x\n", |
9e3d352b | 852 | pci_name(chip->pci), |
e310bb06 WF |
853 | res, res_ex, |
854 | chip->last_cmd[addr]); | |
1da177e4 LT |
855 | } |
856 | } | |
857 | ||
858 | /* receive a response */ | |
deadff16 WF |
859 | static unsigned int azx_rirb_get_response(struct hda_bus *bus, |
860 | unsigned int addr) | |
1da177e4 | 861 | { |
33fa35ed | 862 | struct azx *chip = bus->private_data; |
5c79b1f8 | 863 | unsigned long timeout; |
32cf4023 | 864 | unsigned long loopcounter; |
1eb6dc7d | 865 | int do_poll = 0; |
1da177e4 | 866 | |
5c79b1f8 TI |
867 | again: |
868 | timeout = jiffies + msecs_to_jiffies(1000); | |
32cf4023 DH |
869 | |
870 | for (loopcounter = 0;; loopcounter++) { | |
1eb6dc7d | 871 | if (chip->polling_mode || do_poll) { |
e96224ae TI |
872 | spin_lock_irq(&chip->reg_lock); |
873 | azx_update_rirb(chip); | |
874 | spin_unlock_irq(&chip->reg_lock); | |
875 | } | |
deadff16 | 876 | if (!chip->rirb.cmds[addr]) { |
2add9b92 | 877 | smp_rmb(); |
b613291f | 878 | bus->rirb_error = 0; |
1eb6dc7d ML |
879 | |
880 | if (!do_poll) | |
881 | chip->poll_count = 0; | |
deadff16 | 882 | return chip->rirb.res[addr]; /* the last value */ |
2add9b92 | 883 | } |
28a0d9df TI |
884 | if (time_after(jiffies, timeout)) |
885 | break; | |
32cf4023 | 886 | if (bus->needs_damn_long_delay || loopcounter > 3000) |
52987656 TI |
887 | msleep(2); /* temporary workaround */ |
888 | else { | |
889 | udelay(10); | |
890 | cond_resched(); | |
891 | } | |
28a0d9df | 892 | } |
5c79b1f8 | 893 | |
1eb6dc7d ML |
894 | if (!chip->polling_mode && chip->poll_count < 2) { |
895 | snd_printdd(SFX "azx_get_response timeout, " | |
896 | "polling the codec once: last cmd=0x%08x\n", | |
897 | chip->last_cmd[addr]); | |
898 | do_poll = 1; | |
899 | chip->poll_count++; | |
900 | goto again; | |
901 | } | |
902 | ||
903 | ||
23c4a881 TI |
904 | if (!chip->polling_mode) { |
905 | snd_printk(KERN_WARNING SFX "azx_get_response timeout, " | |
906 | "switching to polling mode: last cmd=0x%08x\n", | |
907 | chip->last_cmd[addr]); | |
908 | chip->polling_mode = 1; | |
909 | goto again; | |
910 | } | |
911 | ||
68e7fffc | 912 | if (chip->msi) { |
4abc1cc2 | 913 | snd_printk(KERN_WARNING SFX "No response from codec, " |
feb27340 WF |
914 | "disabling MSI: last cmd=0x%08x\n", |
915 | chip->last_cmd[addr]); | |
68e7fffc TI |
916 | free_irq(chip->irq, chip); |
917 | chip->irq = -1; | |
918 | pci_disable_msi(chip->pci); | |
919 | chip->msi = 0; | |
b613291f TI |
920 | if (azx_acquire_irq(chip, 1) < 0) { |
921 | bus->rirb_error = 1; | |
68e7fffc | 922 | return -1; |
b613291f | 923 | } |
68e7fffc TI |
924 | goto again; |
925 | } | |
926 | ||
6ce4a3bc TI |
927 | if (chip->probing) { |
928 | /* If this critical timeout happens during the codec probing | |
929 | * phase, this is likely an access to a non-existing codec | |
930 | * slot. Better to return an error and reset the system. | |
931 | */ | |
932 | return -1; | |
933 | } | |
934 | ||
8dd78330 TI |
935 | /* a fatal communication error; need either to reset or to fallback |
936 | * to the single_cmd mode | |
937 | */ | |
b613291f | 938 | bus->rirb_error = 1; |
b20f3b83 | 939 | if (bus->allow_bus_reset && !bus->response_reset && !bus->in_reset) { |
8dd78330 TI |
940 | bus->response_reset = 1; |
941 | return -1; /* give a chance to retry */ | |
942 | } | |
943 | ||
944 | snd_printk(KERN_ERR "hda_intel: azx_get_response timeout, " | |
945 | "switching to single_cmd mode: last cmd=0x%08x\n", | |
feb27340 | 946 | chip->last_cmd[addr]); |
8dd78330 TI |
947 | chip->single_cmd = 1; |
948 | bus->response_reset = 0; | |
1a696978 | 949 | /* release CORB/RIRB */ |
4fcd3920 | 950 | azx_free_cmd_io(chip); |
1a696978 TI |
951 | /* disable unsolicited responses */ |
952 | azx_writel(chip, GCTL, azx_readl(chip, GCTL) & ~ICH6_GCTL_UNSOL); | |
5c79b1f8 | 953 | return -1; |
1da177e4 LT |
954 | } |
955 | ||
1da177e4 LT |
956 | /* |
957 | * Use the single immediate command instead of CORB/RIRB for simplicity | |
958 | * | |
959 | * Note: according to Intel, this is not preferred use. The command was | |
960 | * intended for the BIOS only, and may get confused with unsolicited | |
961 | * responses. So, we shouldn't use it for normal operation from the | |
962 | * driver. | |
963 | * I left the codes, however, for debugging/testing purposes. | |
964 | */ | |
965 | ||
b05a7d4f | 966 | /* receive a response */ |
deadff16 | 967 | static int azx_single_wait_for_response(struct azx *chip, unsigned int addr) |
b05a7d4f TI |
968 | { |
969 | int timeout = 50; | |
970 | ||
971 | while (timeout--) { | |
972 | /* check IRV busy bit */ | |
973 | if (azx_readw(chip, IRS) & ICH6_IRS_VALID) { | |
974 | /* reuse rirb.res as the response return value */ | |
deadff16 | 975 | chip->rirb.res[addr] = azx_readl(chip, IR); |
b05a7d4f TI |
976 | return 0; |
977 | } | |
978 | udelay(1); | |
979 | } | |
980 | if (printk_ratelimit()) | |
981 | snd_printd(SFX "get_response timeout: IRS=0x%x\n", | |
982 | azx_readw(chip, IRS)); | |
deadff16 | 983 | chip->rirb.res[addr] = -1; |
b05a7d4f TI |
984 | return -EIO; |
985 | } | |
986 | ||
1da177e4 | 987 | /* send a command */ |
33fa35ed | 988 | static int azx_single_send_cmd(struct hda_bus *bus, u32 val) |
1da177e4 | 989 | { |
33fa35ed | 990 | struct azx *chip = bus->private_data; |
deadff16 | 991 | unsigned int addr = azx_command_addr(val); |
1da177e4 LT |
992 | int timeout = 50; |
993 | ||
8dd78330 | 994 | bus->rirb_error = 0; |
1da177e4 LT |
995 | while (timeout--) { |
996 | /* check ICB busy bit */ | |
d01ce99f | 997 | if (!((azx_readw(chip, IRS) & ICH6_IRS_BUSY))) { |
1da177e4 | 998 | /* Clear IRV valid bit */ |
d01ce99f TI |
999 | azx_writew(chip, IRS, azx_readw(chip, IRS) | |
1000 | ICH6_IRS_VALID); | |
1da177e4 | 1001 | azx_writel(chip, IC, val); |
d01ce99f TI |
1002 | azx_writew(chip, IRS, azx_readw(chip, IRS) | |
1003 | ICH6_IRS_BUSY); | |
deadff16 | 1004 | return azx_single_wait_for_response(chip, addr); |
1da177e4 LT |
1005 | } |
1006 | udelay(1); | |
1007 | } | |
1cfd52bc MB |
1008 | if (printk_ratelimit()) |
1009 | snd_printd(SFX "send_cmd timeout: IRS=0x%x, val=0x%x\n", | |
1010 | azx_readw(chip, IRS), val); | |
1da177e4 LT |
1011 | return -EIO; |
1012 | } | |
1013 | ||
1014 | /* receive a response */ | |
deadff16 WF |
1015 | static unsigned int azx_single_get_response(struct hda_bus *bus, |
1016 | unsigned int addr) | |
1da177e4 | 1017 | { |
33fa35ed | 1018 | struct azx *chip = bus->private_data; |
deadff16 | 1019 | return chip->rirb.res[addr]; |
1da177e4 LT |
1020 | } |
1021 | ||
111d3af5 TI |
1022 | /* |
1023 | * The below are the main callbacks from hda_codec. | |
1024 | * | |
1025 | * They are just the skeleton to call sub-callbacks according to the | |
1026 | * current setting of chip->single_cmd. | |
1027 | */ | |
1028 | ||
1029 | /* send a command */ | |
33fa35ed | 1030 | static int azx_send_cmd(struct hda_bus *bus, unsigned int val) |
111d3af5 | 1031 | { |
33fa35ed | 1032 | struct azx *chip = bus->private_data; |
43bbb6cc | 1033 | |
a82d51ed TI |
1034 | if (chip->disabled) |
1035 | return 0; | |
feb27340 | 1036 | chip->last_cmd[azx_command_addr(val)] = val; |
111d3af5 | 1037 | if (chip->single_cmd) |
33fa35ed | 1038 | return azx_single_send_cmd(bus, val); |
111d3af5 | 1039 | else |
33fa35ed | 1040 | return azx_corb_send_cmd(bus, val); |
111d3af5 TI |
1041 | } |
1042 | ||
1043 | /* get a response */ | |
deadff16 WF |
1044 | static unsigned int azx_get_response(struct hda_bus *bus, |
1045 | unsigned int addr) | |
111d3af5 | 1046 | { |
33fa35ed | 1047 | struct azx *chip = bus->private_data; |
a82d51ed TI |
1048 | if (chip->disabled) |
1049 | return 0; | |
111d3af5 | 1050 | if (chip->single_cmd) |
deadff16 | 1051 | return azx_single_get_response(bus, addr); |
111d3af5 | 1052 | else |
deadff16 | 1053 | return azx_rirb_get_response(bus, addr); |
111d3af5 TI |
1054 | } |
1055 | ||
83012a7c | 1056 | #ifdef CONFIG_PM |
68467f51 | 1057 | static void azx_power_notify(struct hda_bus *bus, bool power_up); |
cb53c626 | 1058 | #endif |
111d3af5 | 1059 | |
1da177e4 | 1060 | /* reset codec link */ |
cd508fe5 | 1061 | static int azx_reset(struct azx *chip, int full_reset) |
1da177e4 LT |
1062 | { |
1063 | int count; | |
1064 | ||
cd508fe5 JK |
1065 | if (!full_reset) |
1066 | goto __skip; | |
1067 | ||
e8a7f136 DT |
1068 | /* clear STATESTS */ |
1069 | azx_writeb(chip, STATESTS, STATESTS_INT_MASK); | |
1070 | ||
1da177e4 LT |
1071 | /* reset controller */ |
1072 | azx_writel(chip, GCTL, azx_readl(chip, GCTL) & ~ICH6_GCTL_RESET); | |
1073 | ||
1074 | count = 50; | |
1075 | while (azx_readb(chip, GCTL) && --count) | |
1076 | msleep(1); | |
1077 | ||
1078 | /* delay for >= 100us for codec PLL to settle per spec | |
1079 | * Rev 0.9 section 5.5.1 | |
1080 | */ | |
1081 | msleep(1); | |
1082 | ||
1083 | /* Bring controller out of reset */ | |
1084 | azx_writeb(chip, GCTL, azx_readb(chip, GCTL) | ICH6_GCTL_RESET); | |
1085 | ||
1086 | count = 50; | |
927fc866 | 1087 | while (!azx_readb(chip, GCTL) && --count) |
1da177e4 LT |
1088 | msleep(1); |
1089 | ||
927fc866 | 1090 | /* Brent Chartrand said to wait >= 540us for codecs to initialize */ |
1da177e4 LT |
1091 | msleep(1); |
1092 | ||
cd508fe5 | 1093 | __skip: |
1da177e4 | 1094 | /* check to see if controller is ready */ |
927fc866 | 1095 | if (!azx_readb(chip, GCTL)) { |
4abc1cc2 | 1096 | snd_printd(SFX "azx_reset: controller not ready!\n"); |
1da177e4 LT |
1097 | return -EBUSY; |
1098 | } | |
1099 | ||
41e2fce4 | 1100 | /* Accept unsolicited responses */ |
1a696978 TI |
1101 | if (!chip->single_cmd) |
1102 | azx_writel(chip, GCTL, azx_readl(chip, GCTL) | | |
1103 | ICH6_GCTL_UNSOL); | |
41e2fce4 | 1104 | |
1da177e4 | 1105 | /* detect codecs */ |
927fc866 | 1106 | if (!chip->codec_mask) { |
1da177e4 | 1107 | chip->codec_mask = azx_readw(chip, STATESTS); |
4abc1cc2 | 1108 | snd_printdd(SFX "codec_mask = 0x%x\n", chip->codec_mask); |
1da177e4 LT |
1109 | } |
1110 | ||
1111 | return 0; | |
1112 | } | |
1113 | ||
1114 | ||
1115 | /* | |
1116 | * Lowlevel interface | |
1117 | */ | |
1118 | ||
1119 | /* enable interrupts */ | |
a98f90fd | 1120 | static void azx_int_enable(struct azx *chip) |
1da177e4 LT |
1121 | { |
1122 | /* enable controller CIE and GIE */ | |
1123 | azx_writel(chip, INTCTL, azx_readl(chip, INTCTL) | | |
1124 | ICH6_INT_CTRL_EN | ICH6_INT_GLOBAL_EN); | |
1125 | } | |
1126 | ||
1127 | /* disable interrupts */ | |
a98f90fd | 1128 | static void azx_int_disable(struct azx *chip) |
1da177e4 LT |
1129 | { |
1130 | int i; | |
1131 | ||
1132 | /* disable interrupts in stream descriptor */ | |
07e4ca50 | 1133 | for (i = 0; i < chip->num_streams; i++) { |
a98f90fd | 1134 | struct azx_dev *azx_dev = &chip->azx_dev[i]; |
1da177e4 LT |
1135 | azx_sd_writeb(azx_dev, SD_CTL, |
1136 | azx_sd_readb(azx_dev, SD_CTL) & ~SD_INT_MASK); | |
1137 | } | |
1138 | ||
1139 | /* disable SIE for all streams */ | |
1140 | azx_writeb(chip, INTCTL, 0); | |
1141 | ||
1142 | /* disable controller CIE and GIE */ | |
1143 | azx_writel(chip, INTCTL, azx_readl(chip, INTCTL) & | |
1144 | ~(ICH6_INT_CTRL_EN | ICH6_INT_GLOBAL_EN)); | |
1145 | } | |
1146 | ||
1147 | /* clear interrupts */ | |
a98f90fd | 1148 | static void azx_int_clear(struct azx *chip) |
1da177e4 LT |
1149 | { |
1150 | int i; | |
1151 | ||
1152 | /* clear stream status */ | |
07e4ca50 | 1153 | for (i = 0; i < chip->num_streams; i++) { |
a98f90fd | 1154 | struct azx_dev *azx_dev = &chip->azx_dev[i]; |
1da177e4 LT |
1155 | azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK); |
1156 | } | |
1157 | ||
1158 | /* clear STATESTS */ | |
1159 | azx_writeb(chip, STATESTS, STATESTS_INT_MASK); | |
1160 | ||
1161 | /* clear rirb status */ | |
1162 | azx_writeb(chip, RIRBSTS, RIRB_INT_MASK); | |
1163 | ||
1164 | /* clear int status */ | |
1165 | azx_writel(chip, INTSTS, ICH6_INT_CTRL_EN | ICH6_INT_ALL_STREAM); | |
1166 | } | |
1167 | ||
1168 | /* start a stream */ | |
a98f90fd | 1169 | static void azx_stream_start(struct azx *chip, struct azx_dev *azx_dev) |
1da177e4 | 1170 | { |
0e153474 JC |
1171 | /* |
1172 | * Before stream start, initialize parameter | |
1173 | */ | |
1174 | azx_dev->insufficient = 1; | |
1175 | ||
1da177e4 | 1176 | /* enable SIE */ |
ccc5df05 WN |
1177 | azx_writel(chip, INTCTL, |
1178 | azx_readl(chip, INTCTL) | (1 << azx_dev->index)); | |
1da177e4 LT |
1179 | /* set DMA start and interrupt mask */ |
1180 | azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) | | |
1181 | SD_CTL_DMA_START | SD_INT_MASK); | |
1182 | } | |
1183 | ||
1dddab40 TI |
1184 | /* stop DMA */ |
1185 | static void azx_stream_clear(struct azx *chip, struct azx_dev *azx_dev) | |
1da177e4 | 1186 | { |
1da177e4 LT |
1187 | azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) & |
1188 | ~(SD_CTL_DMA_START | SD_INT_MASK)); | |
1189 | azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK); /* to be sure */ | |
1dddab40 TI |
1190 | } |
1191 | ||
1192 | /* stop a stream */ | |
1193 | static void azx_stream_stop(struct azx *chip, struct azx_dev *azx_dev) | |
1194 | { | |
1195 | azx_stream_clear(chip, azx_dev); | |
1da177e4 | 1196 | /* disable SIE */ |
ccc5df05 WN |
1197 | azx_writel(chip, INTCTL, |
1198 | azx_readl(chip, INTCTL) & ~(1 << azx_dev->index)); | |
1da177e4 LT |
1199 | } |
1200 | ||
1201 | ||
1202 | /* | |
cb53c626 | 1203 | * reset and start the controller registers |
1da177e4 | 1204 | */ |
cd508fe5 | 1205 | static void azx_init_chip(struct azx *chip, int full_reset) |
1da177e4 | 1206 | { |
cb53c626 TI |
1207 | if (chip->initialized) |
1208 | return; | |
1da177e4 LT |
1209 | |
1210 | /* reset controller */ | |
cd508fe5 | 1211 | azx_reset(chip, full_reset); |
1da177e4 LT |
1212 | |
1213 | /* initialize interrupts */ | |
1214 | azx_int_clear(chip); | |
1215 | azx_int_enable(chip); | |
1216 | ||
1217 | /* initialize the codec command I/O */ | |
1a696978 TI |
1218 | if (!chip->single_cmd) |
1219 | azx_init_cmd_io(chip); | |
1da177e4 | 1220 | |
0be3b5d3 TI |
1221 | /* program the position buffer */ |
1222 | azx_writel(chip, DPLBASE, (u32)chip->posbuf.addr); | |
766979e0 | 1223 | azx_writel(chip, DPUBASE, upper_32_bits(chip->posbuf.addr)); |
f5d40b30 | 1224 | |
cb53c626 TI |
1225 | chip->initialized = 1; |
1226 | } | |
1227 | ||
1228 | /* | |
1229 | * initialize the PCI registers | |
1230 | */ | |
1231 | /* update bits in a PCI register byte */ | |
1232 | static void update_pci_byte(struct pci_dev *pci, unsigned int reg, | |
1233 | unsigned char mask, unsigned char val) | |
1234 | { | |
1235 | unsigned char data; | |
1236 | ||
1237 | pci_read_config_byte(pci, reg, &data); | |
1238 | data &= ~mask; | |
1239 | data |= (val & mask); | |
1240 | pci_write_config_byte(pci, reg, data); | |
1241 | } | |
1242 | ||
1243 | static void azx_init_pci(struct azx *chip) | |
1244 | { | |
1245 | /* Clear bits 0-2 of PCI register TCSEL (at offset 0x44) | |
1246 | * TCSEL == Traffic Class Select Register, which sets PCI express QOS | |
1247 | * Ensuring these bits are 0 clears playback static on some HD Audio | |
a09e89f6 AL |
1248 | * codecs. |
1249 | * The PCI register TCSEL is defined in the Intel manuals. | |
cb53c626 | 1250 | */ |
46f2cc80 | 1251 | if (!(chip->driver_caps & AZX_DCAPS_NO_TCSEL)) { |
9477c58e | 1252 | snd_printdd(SFX "Clearing TCSEL\n"); |
a09e89f6 | 1253 | update_pci_byte(chip->pci, ICH6_PCIREG_TCSEL, 0x07, 0); |
9477c58e | 1254 | } |
cb53c626 | 1255 | |
9477c58e TI |
1256 | /* For ATI SB450/600/700/800/900 and AMD Hudson azalia HD audio, |
1257 | * we need to enable snoop. | |
1258 | */ | |
1259 | if (chip->driver_caps & AZX_DCAPS_ATI_SNOOP) { | |
27fe48d9 | 1260 | snd_printdd(SFX "Setting ATI snoop: %d\n", azx_snoop(chip)); |
cb53c626 | 1261 | update_pci_byte(chip->pci, |
27fe48d9 TI |
1262 | ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR, 0x07, |
1263 | azx_snoop(chip) ? ATI_SB450_HDAUDIO_ENABLE_SNOOP : 0); | |
9477c58e TI |
1264 | } |
1265 | ||
1266 | /* For NVIDIA HDA, enable snoop */ | |
1267 | if (chip->driver_caps & AZX_DCAPS_NVIDIA_SNOOP) { | |
27fe48d9 | 1268 | snd_printdd(SFX "Setting Nvidia snoop: %d\n", azx_snoop(chip)); |
cb53c626 TI |
1269 | update_pci_byte(chip->pci, |
1270 | NVIDIA_HDA_TRANSREG_ADDR, | |
1271 | 0x0f, NVIDIA_HDA_ENABLE_COHBITS); | |
320dcc30 PC |
1272 | update_pci_byte(chip->pci, |
1273 | NVIDIA_HDA_ISTRM_COH, | |
1274 | 0x01, NVIDIA_HDA_ENABLE_COHBIT); | |
1275 | update_pci_byte(chip->pci, | |
1276 | NVIDIA_HDA_OSTRM_COH, | |
1277 | 0x01, NVIDIA_HDA_ENABLE_COHBIT); | |
9477c58e TI |
1278 | } |
1279 | ||
1280 | /* Enable SCH/PCH snoop if needed */ | |
1281 | if (chip->driver_caps & AZX_DCAPS_SCH_SNOOP) { | |
27fe48d9 | 1282 | unsigned short snoop; |
90a5ad52 | 1283 | pci_read_config_word(chip->pci, INTEL_SCH_HDA_DEVC, &snoop); |
27fe48d9 TI |
1284 | if ((!azx_snoop(chip) && !(snoop & INTEL_SCH_HDA_DEVC_NOSNOOP)) || |
1285 | (azx_snoop(chip) && (snoop & INTEL_SCH_HDA_DEVC_NOSNOOP))) { | |
1286 | snoop &= ~INTEL_SCH_HDA_DEVC_NOSNOOP; | |
1287 | if (!azx_snoop(chip)) | |
1288 | snoop |= INTEL_SCH_HDA_DEVC_NOSNOOP; | |
1289 | pci_write_config_word(chip->pci, INTEL_SCH_HDA_DEVC, snoop); | |
90a5ad52 TI |
1290 | pci_read_config_word(chip->pci, |
1291 | INTEL_SCH_HDA_DEVC, &snoop); | |
90a5ad52 | 1292 | } |
27fe48d9 TI |
1293 | snd_printdd(SFX "SCH snoop: %s\n", |
1294 | (snoop & INTEL_SCH_HDA_DEVC_NOSNOOP) | |
1295 | ? "Disabled" : "Enabled"); | |
da3fca21 | 1296 | } |
1da177e4 LT |
1297 | } |
1298 | ||
1299 | ||
9ad593f6 TI |
1300 | static int azx_position_ok(struct azx *chip, struct azx_dev *azx_dev); |
1301 | ||
1da177e4 LT |
1302 | /* |
1303 | * interrupt handler | |
1304 | */ | |
7d12e780 | 1305 | static irqreturn_t azx_interrupt(int irq, void *dev_id) |
1da177e4 | 1306 | { |
a98f90fd TI |
1307 | struct azx *chip = dev_id; |
1308 | struct azx_dev *azx_dev; | |
1da177e4 | 1309 | u32 status; |
9ef04066 | 1310 | u8 sd_status; |
fa00e046 | 1311 | int i, ok; |
1da177e4 | 1312 | |
b8dfc462 ML |
1313 | #ifdef CONFIG_PM_RUNTIME |
1314 | if (chip->pci->dev.power.runtime_status != RPM_ACTIVE) | |
1315 | return IRQ_NONE; | |
1316 | #endif | |
1317 | ||
1da177e4 LT |
1318 | spin_lock(&chip->reg_lock); |
1319 | ||
60911062 DC |
1320 | if (chip->disabled) { |
1321 | spin_unlock(&chip->reg_lock); | |
a82d51ed | 1322 | return IRQ_NONE; |
60911062 | 1323 | } |
a82d51ed | 1324 | |
1da177e4 LT |
1325 | status = azx_readl(chip, INTSTS); |
1326 | if (status == 0) { | |
1327 | spin_unlock(&chip->reg_lock); | |
1328 | return IRQ_NONE; | |
1329 | } | |
1330 | ||
07e4ca50 | 1331 | for (i = 0; i < chip->num_streams; i++) { |
1da177e4 LT |
1332 | azx_dev = &chip->azx_dev[i]; |
1333 | if (status & azx_dev->sd_int_sta_mask) { | |
9ef04066 | 1334 | sd_status = azx_sd_readb(azx_dev, SD_STS); |
1da177e4 | 1335 | azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK); |
9ef04066 CL |
1336 | if (!azx_dev->substream || !azx_dev->running || |
1337 | !(sd_status & SD_INT_COMPLETE)) | |
9ad593f6 TI |
1338 | continue; |
1339 | /* check whether this IRQ is really acceptable */ | |
fa00e046 JK |
1340 | ok = azx_position_ok(chip, azx_dev); |
1341 | if (ok == 1) { | |
9ad593f6 | 1342 | azx_dev->irq_pending = 0; |
1da177e4 LT |
1343 | spin_unlock(&chip->reg_lock); |
1344 | snd_pcm_period_elapsed(azx_dev->substream); | |
1345 | spin_lock(&chip->reg_lock); | |
fa00e046 | 1346 | } else if (ok == 0 && chip->bus && chip->bus->workq) { |
9ad593f6 TI |
1347 | /* bogus IRQ, process it later */ |
1348 | azx_dev->irq_pending = 1; | |
6acaed38 TI |
1349 | queue_work(chip->bus->workq, |
1350 | &chip->irq_pending_work); | |
1da177e4 LT |
1351 | } |
1352 | } | |
1353 | } | |
1354 | ||
1355 | /* clear rirb int */ | |
1356 | status = azx_readb(chip, RIRBSTS); | |
1357 | if (status & RIRB_INT_MASK) { | |
14d34f16 | 1358 | if (status & RIRB_INT_RESPONSE) { |
9477c58e | 1359 | if (chip->driver_caps & AZX_DCAPS_RIRB_PRE_DELAY) |
14d34f16 | 1360 | udelay(80); |
1da177e4 | 1361 | azx_update_rirb(chip); |
14d34f16 | 1362 | } |
1da177e4 LT |
1363 | azx_writeb(chip, RIRBSTS, RIRB_INT_MASK); |
1364 | } | |
1365 | ||
1366 | #if 0 | |
1367 | /* clear state status int */ | |
1368 | if (azx_readb(chip, STATESTS) & 0x04) | |
1369 | azx_writeb(chip, STATESTS, 0x04); | |
1370 | #endif | |
1371 | spin_unlock(&chip->reg_lock); | |
1372 | ||
1373 | return IRQ_HANDLED; | |
1374 | } | |
1375 | ||
1376 | ||
675f25d4 TI |
1377 | /* |
1378 | * set up a BDL entry | |
1379 | */ | |
5ae763b1 TI |
1380 | static int setup_bdle(struct azx *chip, |
1381 | struct snd_pcm_substream *substream, | |
675f25d4 TI |
1382 | struct azx_dev *azx_dev, u32 **bdlp, |
1383 | int ofs, int size, int with_ioc) | |
1384 | { | |
675f25d4 TI |
1385 | u32 *bdl = *bdlp; |
1386 | ||
1387 | while (size > 0) { | |
1388 | dma_addr_t addr; | |
1389 | int chunk; | |
1390 | ||
1391 | if (azx_dev->frags >= AZX_MAX_BDL_ENTRIES) | |
1392 | return -EINVAL; | |
1393 | ||
77a23f26 | 1394 | addr = snd_pcm_sgbuf_get_addr(substream, ofs); |
675f25d4 TI |
1395 | /* program the address field of the BDL entry */ |
1396 | bdl[0] = cpu_to_le32((u32)addr); | |
766979e0 | 1397 | bdl[1] = cpu_to_le32(upper_32_bits(addr)); |
675f25d4 | 1398 | /* program the size field of the BDL entry */ |
fc4abee8 | 1399 | chunk = snd_pcm_sgbuf_get_chunk_size(substream, ofs, size); |
5ae763b1 TI |
1400 | /* one BDLE cannot cross 4K boundary on CTHDA chips */ |
1401 | if (chip->driver_caps & AZX_DCAPS_4K_BDLE_BOUNDARY) { | |
1402 | u32 remain = 0x1000 - (ofs & 0xfff); | |
1403 | if (chunk > remain) | |
1404 | chunk = remain; | |
1405 | } | |
675f25d4 TI |
1406 | bdl[2] = cpu_to_le32(chunk); |
1407 | /* program the IOC to enable interrupt | |
1408 | * only when the whole fragment is processed | |
1409 | */ | |
1410 | size -= chunk; | |
1411 | bdl[3] = (size || !with_ioc) ? 0 : cpu_to_le32(0x01); | |
1412 | bdl += 4; | |
1413 | azx_dev->frags++; | |
1414 | ofs += chunk; | |
1415 | } | |
1416 | *bdlp = bdl; | |
1417 | return ofs; | |
1418 | } | |
1419 | ||
1da177e4 LT |
1420 | /* |
1421 | * set up BDL entries | |
1422 | */ | |
555e219f TI |
1423 | static int azx_setup_periods(struct azx *chip, |
1424 | struct snd_pcm_substream *substream, | |
4ce107b9 | 1425 | struct azx_dev *azx_dev) |
1da177e4 | 1426 | { |
4ce107b9 TI |
1427 | u32 *bdl; |
1428 | int i, ofs, periods, period_bytes; | |
555e219f | 1429 | int pos_adj; |
1da177e4 LT |
1430 | |
1431 | /* reset BDL address */ | |
1432 | azx_sd_writel(azx_dev, SD_BDLPL, 0); | |
1433 | azx_sd_writel(azx_dev, SD_BDLPU, 0); | |
1434 | ||
97b71c94 | 1435 | period_bytes = azx_dev->period_bytes; |
4ce107b9 TI |
1436 | periods = azx_dev->bufsize / period_bytes; |
1437 | ||
1da177e4 | 1438 | /* program the initial BDL entries */ |
4ce107b9 TI |
1439 | bdl = (u32 *)azx_dev->bdl.area; |
1440 | ofs = 0; | |
1441 | azx_dev->frags = 0; | |
555e219f | 1442 | pos_adj = bdl_pos_adj[chip->dev_index]; |
915bf29e | 1443 | if (!azx_dev->no_period_wakeup && pos_adj > 0) { |
675f25d4 | 1444 | struct snd_pcm_runtime *runtime = substream->runtime; |
e785d3d8 | 1445 | int pos_align = pos_adj; |
555e219f | 1446 | pos_adj = (pos_adj * runtime->rate + 47999) / 48000; |
675f25d4 | 1447 | if (!pos_adj) |
e785d3d8 TI |
1448 | pos_adj = pos_align; |
1449 | else | |
1450 | pos_adj = ((pos_adj + pos_align - 1) / pos_align) * | |
1451 | pos_align; | |
675f25d4 TI |
1452 | pos_adj = frames_to_bytes(runtime, pos_adj); |
1453 | if (pos_adj >= period_bytes) { | |
4abc1cc2 | 1454 | snd_printk(KERN_WARNING SFX "Too big adjustment %d\n", |
555e219f | 1455 | bdl_pos_adj[chip->dev_index]); |
675f25d4 TI |
1456 | pos_adj = 0; |
1457 | } else { | |
5ae763b1 | 1458 | ofs = setup_bdle(chip, substream, azx_dev, |
915bf29e | 1459 | &bdl, ofs, pos_adj, true); |
675f25d4 TI |
1460 | if (ofs < 0) |
1461 | goto error; | |
4ce107b9 | 1462 | } |
555e219f TI |
1463 | } else |
1464 | pos_adj = 0; | |
675f25d4 TI |
1465 | for (i = 0; i < periods; i++) { |
1466 | if (i == periods - 1 && pos_adj) | |
5ae763b1 | 1467 | ofs = setup_bdle(chip, substream, azx_dev, &bdl, ofs, |
675f25d4 TI |
1468 | period_bytes - pos_adj, 0); |
1469 | else | |
5ae763b1 | 1470 | ofs = setup_bdle(chip, substream, azx_dev, &bdl, ofs, |
7bb8fb70 | 1471 | period_bytes, |
915bf29e | 1472 | !azx_dev->no_period_wakeup); |
675f25d4 TI |
1473 | if (ofs < 0) |
1474 | goto error; | |
1da177e4 | 1475 | } |
4ce107b9 | 1476 | return 0; |
675f25d4 TI |
1477 | |
1478 | error: | |
4abc1cc2 | 1479 | snd_printk(KERN_ERR SFX "Too many BDL entries: buffer=%d, period=%d\n", |
675f25d4 | 1480 | azx_dev->bufsize, period_bytes); |
675f25d4 | 1481 | return -EINVAL; |
1da177e4 LT |
1482 | } |
1483 | ||
1dddab40 TI |
1484 | /* reset stream */ |
1485 | static void azx_stream_reset(struct azx *chip, struct azx_dev *azx_dev) | |
1da177e4 LT |
1486 | { |
1487 | unsigned char val; | |
1488 | int timeout; | |
1489 | ||
1dddab40 TI |
1490 | azx_stream_clear(chip, azx_dev); |
1491 | ||
d01ce99f TI |
1492 | azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) | |
1493 | SD_CTL_STREAM_RESET); | |
1da177e4 LT |
1494 | udelay(3); |
1495 | timeout = 300; | |
1496 | while (!((val = azx_sd_readb(azx_dev, SD_CTL)) & SD_CTL_STREAM_RESET) && | |
1497 | --timeout) | |
1498 | ; | |
1499 | val &= ~SD_CTL_STREAM_RESET; | |
1500 | azx_sd_writeb(azx_dev, SD_CTL, val); | |
1501 | udelay(3); | |
1502 | ||
1503 | timeout = 300; | |
1504 | /* waiting for hardware to report that the stream is out of reset */ | |
1505 | while (((val = azx_sd_readb(azx_dev, SD_CTL)) & SD_CTL_STREAM_RESET) && | |
1506 | --timeout) | |
1507 | ; | |
fa00e046 JK |
1508 | |
1509 | /* reset first position - may not be synced with hw at this time */ | |
1510 | *azx_dev->posbuf = 0; | |
1dddab40 | 1511 | } |
1da177e4 | 1512 | |
1dddab40 TI |
1513 | /* |
1514 | * set up the SD for streaming | |
1515 | */ | |
1516 | static int azx_setup_controller(struct azx *chip, struct azx_dev *azx_dev) | |
1517 | { | |
27fe48d9 | 1518 | unsigned int val; |
1dddab40 TI |
1519 | /* make sure the run bit is zero for SD */ |
1520 | azx_stream_clear(chip, azx_dev); | |
1da177e4 | 1521 | /* program the stream_tag */ |
27fe48d9 TI |
1522 | val = azx_sd_readl(azx_dev, SD_CTL); |
1523 | val = (val & ~SD_CTL_STREAM_TAG_MASK) | | |
1524 | (azx_dev->stream_tag << SD_CTL_STREAM_TAG_SHIFT); | |
1525 | if (!azx_snoop(chip)) | |
1526 | val |= SD_CTL_TRAFFIC_PRIO; | |
1527 | azx_sd_writel(azx_dev, SD_CTL, val); | |
1da177e4 LT |
1528 | |
1529 | /* program the length of samples in cyclic buffer */ | |
1530 | azx_sd_writel(azx_dev, SD_CBL, azx_dev->bufsize); | |
1531 | ||
1532 | /* program the stream format */ | |
1533 | /* this value needs to be the same as the one programmed */ | |
1534 | azx_sd_writew(azx_dev, SD_FORMAT, azx_dev->format_val); | |
1535 | ||
1536 | /* program the stream LVI (last valid index) of the BDL */ | |
1537 | azx_sd_writew(azx_dev, SD_LVI, azx_dev->frags - 1); | |
1538 | ||
1539 | /* program the BDL address */ | |
1540 | /* lower BDL address */ | |
4ce107b9 | 1541 | azx_sd_writel(azx_dev, SD_BDLPL, (u32)azx_dev->bdl.addr); |
1da177e4 | 1542 | /* upper BDL address */ |
766979e0 | 1543 | azx_sd_writel(azx_dev, SD_BDLPU, upper_32_bits(azx_dev->bdl.addr)); |
1da177e4 | 1544 | |
0be3b5d3 | 1545 | /* enable the position buffer */ |
4cb36310 DH |
1546 | if (chip->position_fix[0] != POS_FIX_LPIB || |
1547 | chip->position_fix[1] != POS_FIX_LPIB) { | |
ee9d6b9a TI |
1548 | if (!(azx_readl(chip, DPLBASE) & ICH6_DPLBASE_ENABLE)) |
1549 | azx_writel(chip, DPLBASE, | |
1550 | (u32)chip->posbuf.addr | ICH6_DPLBASE_ENABLE); | |
1551 | } | |
c74db86b | 1552 | |
1da177e4 | 1553 | /* set the interrupt enable bits in the descriptor control register */ |
d01ce99f TI |
1554 | azx_sd_writel(azx_dev, SD_CTL, |
1555 | azx_sd_readl(azx_dev, SD_CTL) | SD_INT_MASK); | |
1da177e4 LT |
1556 | |
1557 | return 0; | |
1558 | } | |
1559 | ||
6ce4a3bc TI |
1560 | /* |
1561 | * Probe the given codec address | |
1562 | */ | |
1563 | static int probe_codec(struct azx *chip, int addr) | |
1564 | { | |
1565 | unsigned int cmd = (addr << 28) | (AC_NODE_ROOT << 20) | | |
1566 | (AC_VERB_PARAMETERS << 8) | AC_PAR_VENDOR_ID; | |
1567 | unsigned int res; | |
1568 | ||
a678cdee | 1569 | mutex_lock(&chip->bus->cmd_mutex); |
6ce4a3bc TI |
1570 | chip->probing = 1; |
1571 | azx_send_cmd(chip->bus, cmd); | |
deadff16 | 1572 | res = azx_get_response(chip->bus, addr); |
6ce4a3bc | 1573 | chip->probing = 0; |
a678cdee | 1574 | mutex_unlock(&chip->bus->cmd_mutex); |
6ce4a3bc TI |
1575 | if (res == -1) |
1576 | return -EIO; | |
4abc1cc2 | 1577 | snd_printdd(SFX "codec #%d probed OK\n", addr); |
6ce4a3bc TI |
1578 | return 0; |
1579 | } | |
1580 | ||
33fa35ed TI |
1581 | static int azx_attach_pcm_stream(struct hda_bus *bus, struct hda_codec *codec, |
1582 | struct hda_pcm *cpcm); | |
6ce4a3bc | 1583 | static void azx_stop_chip(struct azx *chip); |
1da177e4 | 1584 | |
8dd78330 TI |
1585 | static void azx_bus_reset(struct hda_bus *bus) |
1586 | { | |
1587 | struct azx *chip = bus->private_data; | |
8dd78330 TI |
1588 | |
1589 | bus->in_reset = 1; | |
1590 | azx_stop_chip(chip); | |
cd508fe5 | 1591 | azx_init_chip(chip, 1); |
65f75983 | 1592 | #ifdef CONFIG_PM |
8dd78330 | 1593 | if (chip->initialized) { |
01b65bfb TI |
1594 | struct azx_pcm *p; |
1595 | list_for_each_entry(p, &chip->pcm_list, list) | |
1596 | snd_pcm_suspend_all(p->pcm); | |
8dd78330 TI |
1597 | snd_hda_suspend(chip->bus); |
1598 | snd_hda_resume(chip->bus); | |
1599 | } | |
65f75983 | 1600 | #endif |
8dd78330 TI |
1601 | bus->in_reset = 0; |
1602 | } | |
1603 | ||
26a6cb6c DH |
1604 | static int get_jackpoll_interval(struct azx *chip) |
1605 | { | |
1606 | int i = jackpoll_ms[chip->dev_index]; | |
1607 | unsigned int j; | |
1608 | if (i == 0) | |
1609 | return 0; | |
1610 | if (i < 50 || i > 60000) | |
1611 | j = 0; | |
1612 | else | |
1613 | j = msecs_to_jiffies(i); | |
1614 | if (j == 0) | |
1615 | snd_printk(KERN_WARNING SFX | |
1616 | "jackpoll_ms value out of range: %d\n", i); | |
1617 | return j; | |
1618 | } | |
1619 | ||
1da177e4 LT |
1620 | /* |
1621 | * Codec initialization | |
1622 | */ | |
1623 | ||
2f5983f2 | 1624 | /* number of codec slots for each chipset: 0 = default slots (i.e. 4) */ |
a82d51ed | 1625 | static unsigned int azx_max_codecs[AZX_NUM_DRIVERS] DELAYED_INITDATA_MARK = { |
7445dfc1 | 1626 | [AZX_DRIVER_NVIDIA] = 8, |
f269002e | 1627 | [AZX_DRIVER_TERA] = 1, |
a9995a35 TI |
1628 | }; |
1629 | ||
a82d51ed | 1630 | static int DELAYED_INIT_MARK azx_codec_create(struct azx *chip, const char *model) |
1da177e4 LT |
1631 | { |
1632 | struct hda_bus_template bus_temp; | |
34c25350 TI |
1633 | int c, codecs, err; |
1634 | int max_slots; | |
1da177e4 LT |
1635 | |
1636 | memset(&bus_temp, 0, sizeof(bus_temp)); | |
1637 | bus_temp.private_data = chip; | |
1638 | bus_temp.modelname = model; | |
1639 | bus_temp.pci = chip->pci; | |
111d3af5 TI |
1640 | bus_temp.ops.command = azx_send_cmd; |
1641 | bus_temp.ops.get_response = azx_get_response; | |
176d5335 | 1642 | bus_temp.ops.attach_pcm = azx_attach_pcm_stream; |
8dd78330 | 1643 | bus_temp.ops.bus_reset = azx_bus_reset; |
83012a7c | 1644 | #ifdef CONFIG_PM |
11cd41b8 | 1645 | bus_temp.power_save = &power_save; |
cb53c626 TI |
1646 | bus_temp.ops.pm_notify = azx_power_notify; |
1647 | #endif | |
1da177e4 | 1648 | |
d01ce99f TI |
1649 | err = snd_hda_bus_new(chip->card, &bus_temp, &chip->bus); |
1650 | if (err < 0) | |
1da177e4 LT |
1651 | return err; |
1652 | ||
9477c58e TI |
1653 | if (chip->driver_caps & AZX_DCAPS_RIRB_DELAY) { |
1654 | snd_printd(SFX "Enable delay in RIRB handling\n"); | |
dc9c8e21 | 1655 | chip->bus->needs_damn_long_delay = 1; |
9477c58e | 1656 | } |
dc9c8e21 | 1657 | |
34c25350 | 1658 | codecs = 0; |
2f5983f2 TI |
1659 | max_slots = azx_max_codecs[chip->driver_type]; |
1660 | if (!max_slots) | |
7445dfc1 | 1661 | max_slots = AZX_DEFAULT_CODECS; |
6ce4a3bc TI |
1662 | |
1663 | /* First try to probe all given codec slots */ | |
1664 | for (c = 0; c < max_slots; c++) { | |
f1eaaeec | 1665 | if ((chip->codec_mask & (1 << c)) & chip->codec_probe_mask) { |
6ce4a3bc TI |
1666 | if (probe_codec(chip, c) < 0) { |
1667 | /* Some BIOSen give you wrong codec addresses | |
1668 | * that don't exist | |
1669 | */ | |
4abc1cc2 TI |
1670 | snd_printk(KERN_WARNING SFX |
1671 | "Codec #%d probe error; " | |
6ce4a3bc TI |
1672 | "disabling it...\n", c); |
1673 | chip->codec_mask &= ~(1 << c); | |
1674 | /* More badly, accessing to a non-existing | |
1675 | * codec often screws up the controller chip, | |
2448158e | 1676 | * and disturbs the further communications. |
6ce4a3bc TI |
1677 | * Thus if an error occurs during probing, |
1678 | * better to reset the controller chip to | |
1679 | * get back to the sanity state. | |
1680 | */ | |
1681 | azx_stop_chip(chip); | |
cd508fe5 | 1682 | azx_init_chip(chip, 1); |
6ce4a3bc TI |
1683 | } |
1684 | } | |
1685 | } | |
1686 | ||
d507cd66 TI |
1687 | /* AMD chipsets often cause the communication stalls upon certain |
1688 | * sequence like the pin-detection. It seems that forcing the synced | |
1689 | * access works around the stall. Grrr... | |
1690 | */ | |
9477c58e TI |
1691 | if (chip->driver_caps & AZX_DCAPS_SYNC_WRITE) { |
1692 | snd_printd(SFX "Enable sync_write for stable communication\n"); | |
d507cd66 TI |
1693 | chip->bus->sync_write = 1; |
1694 | chip->bus->allow_bus_reset = 1; | |
1695 | } | |
1696 | ||
6ce4a3bc | 1697 | /* Then create codec instances */ |
34c25350 | 1698 | for (c = 0; c < max_slots; c++) { |
f1eaaeec | 1699 | if ((chip->codec_mask & (1 << c)) & chip->codec_probe_mask) { |
bccad14e | 1700 | struct hda_codec *codec; |
a1e21c90 | 1701 | err = snd_hda_codec_new(chip->bus, c, &codec); |
1da177e4 LT |
1702 | if (err < 0) |
1703 | continue; | |
26a6cb6c | 1704 | codec->jackpoll_interval = get_jackpoll_interval(chip); |
2dca0bba | 1705 | codec->beep_mode = chip->beep_mode; |
1da177e4 | 1706 | codecs++; |
19a982b6 TI |
1707 | } |
1708 | } | |
1709 | if (!codecs) { | |
1da177e4 LT |
1710 | snd_printk(KERN_ERR SFX "no codecs initialized\n"); |
1711 | return -ENXIO; | |
1712 | } | |
a1e21c90 TI |
1713 | return 0; |
1714 | } | |
1da177e4 | 1715 | |
a1e21c90 TI |
1716 | /* configure each codec instance */ |
1717 | static int __devinit azx_codec_configure(struct azx *chip) | |
1718 | { | |
1719 | struct hda_codec *codec; | |
1720 | list_for_each_entry(codec, &chip->bus->codec_list, list) { | |
1721 | snd_hda_codec_configure(codec); | |
1722 | } | |
1da177e4 LT |
1723 | return 0; |
1724 | } | |
1725 | ||
1726 | ||
1727 | /* | |
1728 | * PCM support | |
1729 | */ | |
1730 | ||
1731 | /* assign a stream for the PCM */ | |
ef18bede WF |
1732 | static inline struct azx_dev * |
1733 | azx_assign_device(struct azx *chip, struct snd_pcm_substream *substream) | |
1da177e4 | 1734 | { |
07e4ca50 | 1735 | int dev, i, nums; |
ef18bede | 1736 | struct azx_dev *res = NULL; |
d5cf9911 TI |
1737 | /* make a non-zero unique key for the substream */ |
1738 | int key = (substream->pcm->device << 16) | (substream->number << 2) | | |
1739 | (substream->stream + 1); | |
ef18bede WF |
1740 | |
1741 | if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) { | |
07e4ca50 TI |
1742 | dev = chip->playback_index_offset; |
1743 | nums = chip->playback_streams; | |
1744 | } else { | |
1745 | dev = chip->capture_index_offset; | |
1746 | nums = chip->capture_streams; | |
1747 | } | |
1748 | for (i = 0; i < nums; i++, dev++) | |
d01ce99f | 1749 | if (!chip->azx_dev[dev].opened) { |
ef18bede | 1750 | res = &chip->azx_dev[dev]; |
d5cf9911 | 1751 | if (res->assigned_key == key) |
ef18bede | 1752 | break; |
1da177e4 | 1753 | } |
ef18bede WF |
1754 | if (res) { |
1755 | res->opened = 1; | |
d5cf9911 | 1756 | res->assigned_key = key; |
ef18bede WF |
1757 | } |
1758 | return res; | |
1da177e4 LT |
1759 | } |
1760 | ||
1761 | /* release the assigned stream */ | |
a98f90fd | 1762 | static inline void azx_release_device(struct azx_dev *azx_dev) |
1da177e4 LT |
1763 | { |
1764 | azx_dev->opened = 0; | |
1765 | } | |
1766 | ||
5d890f59 PLB |
1767 | static cycle_t azx_cc_read(const struct cyclecounter *cc) |
1768 | { | |
1769 | struct azx_dev *azx_dev = container_of(cc, struct azx_dev, azx_cc); | |
1770 | struct snd_pcm_substream *substream = azx_dev->substream; | |
1771 | struct azx_pcm *apcm = snd_pcm_substream_chip(substream); | |
1772 | struct azx *chip = apcm->chip; | |
1773 | ||
1774 | return azx_readl(chip, WALLCLK); | |
1775 | } | |
1776 | ||
1777 | static void azx_timecounter_init(struct snd_pcm_substream *substream, | |
1778 | bool force, cycle_t last) | |
1779 | { | |
1780 | struct azx_dev *azx_dev = get_azx_dev(substream); | |
1781 | struct timecounter *tc = &azx_dev->azx_tc; | |
1782 | struct cyclecounter *cc = &azx_dev->azx_cc; | |
1783 | u64 nsec; | |
1784 | ||
1785 | cc->read = azx_cc_read; | |
1786 | cc->mask = CLOCKSOURCE_MASK(32); | |
1787 | ||
1788 | /* | |
1789 | * Converting from 24 MHz to ns means applying a 125/3 factor. | |
1790 | * To avoid any saturation issues in intermediate operations, | |
1791 | * the 125 factor is applied first. The division is applied | |
1792 | * last after reading the timecounter value. | |
1793 | * Applying the 1/3 factor as part of the multiplication | |
1794 | * requires at least 20 bits for a decent precision, however | |
1795 | * overflows occur after about 4 hours or less, not a option. | |
1796 | */ | |
1797 | ||
1798 | cc->mult = 125; /* saturation after 195 years */ | |
1799 | cc->shift = 0; | |
1800 | ||
1801 | nsec = 0; /* audio time is elapsed time since trigger */ | |
1802 | timecounter_init(tc, cc, nsec); | |
1803 | if (force) | |
1804 | /* | |
1805 | * force timecounter to use predefined value, | |
1806 | * used for synchronized starts | |
1807 | */ | |
1808 | tc->cycle_last = last; | |
1809 | } | |
1810 | ||
1811 | static int azx_get_wallclock_tstamp(struct snd_pcm_substream *substream, | |
1812 | struct timespec *ts) | |
1813 | { | |
1814 | struct azx_dev *azx_dev = get_azx_dev(substream); | |
1815 | u64 nsec; | |
1816 | ||
1817 | nsec = timecounter_read(&azx_dev->azx_tc); | |
1818 | nsec = div_u64(nsec, 3); /* can be optimized */ | |
1819 | ||
1820 | *ts = ns_to_timespec(nsec); | |
1821 | ||
1822 | return 0; | |
1823 | } | |
1824 | ||
a98f90fd | 1825 | static struct snd_pcm_hardware azx_pcm_hw = { |
d01ce99f TI |
1826 | .info = (SNDRV_PCM_INFO_MMAP | |
1827 | SNDRV_PCM_INFO_INTERLEAVED | | |
1da177e4 LT |
1828 | SNDRV_PCM_INFO_BLOCK_TRANSFER | |
1829 | SNDRV_PCM_INFO_MMAP_VALID | | |
927fc866 PM |
1830 | /* No full-resume yet implemented */ |
1831 | /* SNDRV_PCM_INFO_RESUME |*/ | |
850f0e52 | 1832 | SNDRV_PCM_INFO_PAUSE | |
7bb8fb70 | 1833 | SNDRV_PCM_INFO_SYNC_START | |
5d890f59 | 1834 | SNDRV_PCM_INFO_HAS_WALL_CLOCK | |
7bb8fb70 | 1835 | SNDRV_PCM_INFO_NO_PERIOD_WAKEUP), |
1da177e4 LT |
1836 | .formats = SNDRV_PCM_FMTBIT_S16_LE, |
1837 | .rates = SNDRV_PCM_RATE_48000, | |
1838 | .rate_min = 48000, | |
1839 | .rate_max = 48000, | |
1840 | .channels_min = 2, | |
1841 | .channels_max = 2, | |
1842 | .buffer_bytes_max = AZX_MAX_BUF_SIZE, | |
1843 | .period_bytes_min = 128, | |
1844 | .period_bytes_max = AZX_MAX_BUF_SIZE / 2, | |
1845 | .periods_min = 2, | |
1846 | .periods_max = AZX_MAX_FRAG, | |
1847 | .fifo_size = 0, | |
1848 | }; | |
1849 | ||
a98f90fd | 1850 | static int azx_pcm_open(struct snd_pcm_substream *substream) |
1da177e4 LT |
1851 | { |
1852 | struct azx_pcm *apcm = snd_pcm_substream_chip(substream); | |
1853 | struct hda_pcm_stream *hinfo = apcm->hinfo[substream->stream]; | |
a98f90fd TI |
1854 | struct azx *chip = apcm->chip; |
1855 | struct azx_dev *azx_dev; | |
1856 | struct snd_pcm_runtime *runtime = substream->runtime; | |
1da177e4 LT |
1857 | unsigned long flags; |
1858 | int err; | |
2ae66c26 | 1859 | int buff_step; |
1da177e4 | 1860 | |
62932df8 | 1861 | mutex_lock(&chip->open_mutex); |
ef18bede | 1862 | azx_dev = azx_assign_device(chip, substream); |
1da177e4 | 1863 | if (azx_dev == NULL) { |
62932df8 | 1864 | mutex_unlock(&chip->open_mutex); |
1da177e4 LT |
1865 | return -EBUSY; |
1866 | } | |
1867 | runtime->hw = azx_pcm_hw; | |
1868 | runtime->hw.channels_min = hinfo->channels_min; | |
1869 | runtime->hw.channels_max = hinfo->channels_max; | |
1870 | runtime->hw.formats = hinfo->formats; | |
1871 | runtime->hw.rates = hinfo->rates; | |
1872 | snd_pcm_limit_hw_rates(runtime); | |
1873 | snd_pcm_hw_constraint_integer(runtime, SNDRV_PCM_HW_PARAM_PERIODS); | |
5d890f59 PLB |
1874 | |
1875 | /* avoid wrap-around with wall-clock */ | |
1876 | snd_pcm_hw_constraint_minmax(runtime, SNDRV_PCM_HW_PARAM_BUFFER_TIME, | |
1877 | 20, | |
1878 | 178000000); | |
1879 | ||
52409aa6 | 1880 | if (chip->align_buffer_size) |
2ae66c26 PLB |
1881 | /* constrain buffer sizes to be multiple of 128 |
1882 | bytes. This is more efficient in terms of memory | |
1883 | access but isn't required by the HDA spec and | |
1884 | prevents users from specifying exact period/buffer | |
1885 | sizes. For example for 44.1kHz, a period size set | |
1886 | to 20ms will be rounded to 19.59ms. */ | |
1887 | buff_step = 128; | |
1888 | else | |
1889 | /* Don't enforce steps on buffer sizes, still need to | |
1890 | be multiple of 4 bytes (HDA spec). Tested on Intel | |
1891 | HDA controllers, may not work on all devices where | |
1892 | option needs to be disabled */ | |
1893 | buff_step = 4; | |
1894 | ||
5f1545bc | 1895 | snd_pcm_hw_constraint_step(runtime, 0, SNDRV_PCM_HW_PARAM_BUFFER_BYTES, |
2ae66c26 | 1896 | buff_step); |
5f1545bc | 1897 | snd_pcm_hw_constraint_step(runtime, 0, SNDRV_PCM_HW_PARAM_PERIOD_BYTES, |
2ae66c26 | 1898 | buff_step); |
b4a91cf0 | 1899 | snd_hda_power_up_d3wait(apcm->codec); |
d01ce99f TI |
1900 | err = hinfo->ops.open(hinfo, apcm->codec, substream); |
1901 | if (err < 0) { | |
1da177e4 | 1902 | azx_release_device(azx_dev); |
cb53c626 | 1903 | snd_hda_power_down(apcm->codec); |
62932df8 | 1904 | mutex_unlock(&chip->open_mutex); |
1da177e4 LT |
1905 | return err; |
1906 | } | |
70d321e6 | 1907 | snd_pcm_limit_hw_rates(runtime); |
aba66536 TI |
1908 | /* sanity check */ |
1909 | if (snd_BUG_ON(!runtime->hw.channels_min) || | |
1910 | snd_BUG_ON(!runtime->hw.channels_max) || | |
1911 | snd_BUG_ON(!runtime->hw.formats) || | |
1912 | snd_BUG_ON(!runtime->hw.rates)) { | |
1913 | azx_release_device(azx_dev); | |
1914 | hinfo->ops.close(hinfo, apcm->codec, substream); | |
1915 | snd_hda_power_down(apcm->codec); | |
1916 | mutex_unlock(&chip->open_mutex); | |
1917 | return -EINVAL; | |
1918 | } | |
5d890f59 PLB |
1919 | |
1920 | /* disable WALLCLOCK timestamps for capture streams | |
1921 | until we figure out how to handle digital inputs */ | |
1922 | if (substream->stream == SNDRV_PCM_STREAM_CAPTURE) | |
1923 | runtime->hw.info &= ~SNDRV_PCM_INFO_HAS_WALL_CLOCK; | |
1924 | ||
1da177e4 LT |
1925 | spin_lock_irqsave(&chip->reg_lock, flags); |
1926 | azx_dev->substream = substream; | |
1927 | azx_dev->running = 0; | |
1928 | spin_unlock_irqrestore(&chip->reg_lock, flags); | |
1929 | ||
1930 | runtime->private_data = azx_dev; | |
850f0e52 | 1931 | snd_pcm_set_sync(substream); |
62932df8 | 1932 | mutex_unlock(&chip->open_mutex); |
1da177e4 LT |
1933 | return 0; |
1934 | } | |
1935 | ||
a98f90fd | 1936 | static int azx_pcm_close(struct snd_pcm_substream *substream) |
1da177e4 LT |
1937 | { |
1938 | struct azx_pcm *apcm = snd_pcm_substream_chip(substream); | |
1939 | struct hda_pcm_stream *hinfo = apcm->hinfo[substream->stream]; | |
a98f90fd TI |
1940 | struct azx *chip = apcm->chip; |
1941 | struct azx_dev *azx_dev = get_azx_dev(substream); | |
1da177e4 LT |
1942 | unsigned long flags; |
1943 | ||
62932df8 | 1944 | mutex_lock(&chip->open_mutex); |
1da177e4 LT |
1945 | spin_lock_irqsave(&chip->reg_lock, flags); |
1946 | azx_dev->substream = NULL; | |
1947 | azx_dev->running = 0; | |
1948 | spin_unlock_irqrestore(&chip->reg_lock, flags); | |
1949 | azx_release_device(azx_dev); | |
1950 | hinfo->ops.close(hinfo, apcm->codec, substream); | |
cb53c626 | 1951 | snd_hda_power_down(apcm->codec); |
62932df8 | 1952 | mutex_unlock(&chip->open_mutex); |
1da177e4 LT |
1953 | return 0; |
1954 | } | |
1955 | ||
d01ce99f TI |
1956 | static int azx_pcm_hw_params(struct snd_pcm_substream *substream, |
1957 | struct snd_pcm_hw_params *hw_params) | |
1da177e4 | 1958 | { |
27fe48d9 TI |
1959 | struct azx_pcm *apcm = snd_pcm_substream_chip(substream); |
1960 | struct azx *chip = apcm->chip; | |
1961 | struct snd_pcm_runtime *runtime = substream->runtime; | |
97b71c94 | 1962 | struct azx_dev *azx_dev = get_azx_dev(substream); |
27fe48d9 | 1963 | int ret; |
97b71c94 | 1964 | |
27fe48d9 | 1965 | mark_runtime_wc(chip, azx_dev, runtime, false); |
97b71c94 TI |
1966 | azx_dev->bufsize = 0; |
1967 | azx_dev->period_bytes = 0; | |
1968 | azx_dev->format_val = 0; | |
27fe48d9 | 1969 | ret = snd_pcm_lib_malloc_pages(substream, |
d01ce99f | 1970 | params_buffer_bytes(hw_params)); |
27fe48d9 TI |
1971 | if (ret < 0) |
1972 | return ret; | |
1973 | mark_runtime_wc(chip, azx_dev, runtime, true); | |
1974 | return ret; | |
1da177e4 LT |
1975 | } |
1976 | ||
a98f90fd | 1977 | static int azx_pcm_hw_free(struct snd_pcm_substream *substream) |
1da177e4 LT |
1978 | { |
1979 | struct azx_pcm *apcm = snd_pcm_substream_chip(substream); | |
a98f90fd | 1980 | struct azx_dev *azx_dev = get_azx_dev(substream); |
27fe48d9 TI |
1981 | struct azx *chip = apcm->chip; |
1982 | struct snd_pcm_runtime *runtime = substream->runtime; | |
1da177e4 LT |
1983 | struct hda_pcm_stream *hinfo = apcm->hinfo[substream->stream]; |
1984 | ||
1985 | /* reset BDL address */ | |
1986 | azx_sd_writel(azx_dev, SD_BDLPL, 0); | |
1987 | azx_sd_writel(azx_dev, SD_BDLPU, 0); | |
1988 | azx_sd_writel(azx_dev, SD_CTL, 0); | |
97b71c94 TI |
1989 | azx_dev->bufsize = 0; |
1990 | azx_dev->period_bytes = 0; | |
1991 | azx_dev->format_val = 0; | |
1da177e4 | 1992 | |
eb541337 | 1993 | snd_hda_codec_cleanup(apcm->codec, hinfo, substream); |
1da177e4 | 1994 | |
27fe48d9 | 1995 | mark_runtime_wc(chip, azx_dev, runtime, false); |
1da177e4 LT |
1996 | return snd_pcm_lib_free_pages(substream); |
1997 | } | |
1998 | ||
a98f90fd | 1999 | static int azx_pcm_prepare(struct snd_pcm_substream *substream) |
1da177e4 LT |
2000 | { |
2001 | struct azx_pcm *apcm = snd_pcm_substream_chip(substream); | |
a98f90fd TI |
2002 | struct azx *chip = apcm->chip; |
2003 | struct azx_dev *azx_dev = get_azx_dev(substream); | |
1da177e4 | 2004 | struct hda_pcm_stream *hinfo = apcm->hinfo[substream->stream]; |
a98f90fd | 2005 | struct snd_pcm_runtime *runtime = substream->runtime; |
62b7e5e0 | 2006 | unsigned int bufsize, period_bytes, format_val, stream_tag; |
97b71c94 | 2007 | int err; |
7c935976 SW |
2008 | struct hda_spdif_out *spdif = |
2009 | snd_hda_spdif_out_of_nid(apcm->codec, hinfo->nid); | |
2010 | unsigned short ctls = spdif ? spdif->ctls : 0; | |
1da177e4 | 2011 | |
fa00e046 | 2012 | azx_stream_reset(chip, azx_dev); |
97b71c94 TI |
2013 | format_val = snd_hda_calc_stream_format(runtime->rate, |
2014 | runtime->channels, | |
2015 | runtime->format, | |
32c168c8 | 2016 | hinfo->maxbps, |
7c935976 | 2017 | ctls); |
97b71c94 | 2018 | if (!format_val) { |
d01ce99f TI |
2019 | snd_printk(KERN_ERR SFX |
2020 | "invalid format_val, rate=%d, ch=%d, format=%d\n", | |
1da177e4 LT |
2021 | runtime->rate, runtime->channels, runtime->format); |
2022 | return -EINVAL; | |
2023 | } | |
2024 | ||
97b71c94 TI |
2025 | bufsize = snd_pcm_lib_buffer_bytes(substream); |
2026 | period_bytes = snd_pcm_lib_period_bytes(substream); | |
2027 | ||
4abc1cc2 | 2028 | snd_printdd(SFX "azx_pcm_prepare: bufsize=0x%x, format=0x%x\n", |
97b71c94 TI |
2029 | bufsize, format_val); |
2030 | ||
2031 | if (bufsize != azx_dev->bufsize || | |
2032 | period_bytes != azx_dev->period_bytes || | |
915bf29e TI |
2033 | format_val != azx_dev->format_val || |
2034 | runtime->no_period_wakeup != azx_dev->no_period_wakeup) { | |
97b71c94 TI |
2035 | azx_dev->bufsize = bufsize; |
2036 | azx_dev->period_bytes = period_bytes; | |
2037 | azx_dev->format_val = format_val; | |
915bf29e | 2038 | azx_dev->no_period_wakeup = runtime->no_period_wakeup; |
97b71c94 TI |
2039 | err = azx_setup_periods(chip, substream, azx_dev); |
2040 | if (err < 0) | |
2041 | return err; | |
2042 | } | |
2043 | ||
e5463720 JK |
2044 | /* wallclk has 24Mhz clock source */ |
2045 | azx_dev->period_wallclk = (((runtime->period_size * 24000) / | |
2046 | runtime->rate) * 1000); | |
1da177e4 LT |
2047 | azx_setup_controller(chip, azx_dev); |
2048 | if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) | |
2049 | azx_dev->fifo_size = azx_sd_readw(azx_dev, SD_FIFOSIZE) + 1; | |
2050 | else | |
2051 | azx_dev->fifo_size = 0; | |
2052 | ||
62b7e5e0 TI |
2053 | stream_tag = azx_dev->stream_tag; |
2054 | /* CA-IBG chips need the playback stream starting from 1 */ | |
9477c58e | 2055 | if ((chip->driver_caps & AZX_DCAPS_CTX_WORKAROUND) && |
62b7e5e0 TI |
2056 | stream_tag > chip->capture_streams) |
2057 | stream_tag -= chip->capture_streams; | |
2058 | return snd_hda_codec_prepare(apcm->codec, hinfo, stream_tag, | |
eb541337 | 2059 | azx_dev->format_val, substream); |
1da177e4 LT |
2060 | } |
2061 | ||
a98f90fd | 2062 | static int azx_pcm_trigger(struct snd_pcm_substream *substream, int cmd) |
1da177e4 LT |
2063 | { |
2064 | struct azx_pcm *apcm = snd_pcm_substream_chip(substream); | |
a98f90fd | 2065 | struct azx *chip = apcm->chip; |
850f0e52 TI |
2066 | struct azx_dev *azx_dev; |
2067 | struct snd_pcm_substream *s; | |
fa00e046 | 2068 | int rstart = 0, start, nsync = 0, sbits = 0; |
850f0e52 | 2069 | int nwait, timeout; |
1da177e4 | 2070 | |
1a8506d4 TI |
2071 | azx_dev = get_azx_dev(substream); |
2072 | trace_azx_pcm_trigger(chip, azx_dev, cmd); | |
2073 | ||
1da177e4 | 2074 | switch (cmd) { |
fa00e046 JK |
2075 | case SNDRV_PCM_TRIGGER_START: |
2076 | rstart = 1; | |
1da177e4 LT |
2077 | case SNDRV_PCM_TRIGGER_PAUSE_RELEASE: |
2078 | case SNDRV_PCM_TRIGGER_RESUME: | |
850f0e52 | 2079 | start = 1; |
1da177e4 LT |
2080 | break; |
2081 | case SNDRV_PCM_TRIGGER_PAUSE_PUSH: | |
47123197 | 2082 | case SNDRV_PCM_TRIGGER_SUSPEND: |
1da177e4 | 2083 | case SNDRV_PCM_TRIGGER_STOP: |
850f0e52 | 2084 | start = 0; |
1da177e4 LT |
2085 | break; |
2086 | default: | |
850f0e52 TI |
2087 | return -EINVAL; |
2088 | } | |
2089 | ||
2090 | snd_pcm_group_for_each_entry(s, substream) { | |
2091 | if (s->pcm->card != substream->pcm->card) | |
2092 | continue; | |
2093 | azx_dev = get_azx_dev(s); | |
2094 | sbits |= 1 << azx_dev->index; | |
2095 | nsync++; | |
2096 | snd_pcm_trigger_done(s, substream); | |
2097 | } | |
2098 | ||
2099 | spin_lock(&chip->reg_lock); | |
172d3b20 PLB |
2100 | |
2101 | /* first, set SYNC bits of corresponding streams */ | |
2102 | if (chip->driver_caps & AZX_DCAPS_OLD_SSYNC) | |
2103 | azx_writel(chip, OLD_SSYNC, | |
2104 | azx_readl(chip, OLD_SSYNC) | sbits); | |
2105 | else | |
2106 | azx_writel(chip, SSYNC, azx_readl(chip, SSYNC) | sbits); | |
2107 | ||
850f0e52 TI |
2108 | snd_pcm_group_for_each_entry(s, substream) { |
2109 | if (s->pcm->card != substream->pcm->card) | |
2110 | continue; | |
2111 | azx_dev = get_azx_dev(s); | |
e5463720 JK |
2112 | if (start) { |
2113 | azx_dev->start_wallclk = azx_readl(chip, WALLCLK); | |
2114 | if (!rstart) | |
2115 | azx_dev->start_wallclk -= | |
2116 | azx_dev->period_wallclk; | |
850f0e52 | 2117 | azx_stream_start(chip, azx_dev); |
e5463720 | 2118 | } else { |
850f0e52 | 2119 | azx_stream_stop(chip, azx_dev); |
e5463720 | 2120 | } |
850f0e52 | 2121 | azx_dev->running = start; |
1da177e4 LT |
2122 | } |
2123 | spin_unlock(&chip->reg_lock); | |
850f0e52 | 2124 | if (start) { |
850f0e52 TI |
2125 | /* wait until all FIFOs get ready */ |
2126 | for (timeout = 5000; timeout; timeout--) { | |
2127 | nwait = 0; | |
2128 | snd_pcm_group_for_each_entry(s, substream) { | |
2129 | if (s->pcm->card != substream->pcm->card) | |
2130 | continue; | |
2131 | azx_dev = get_azx_dev(s); | |
2132 | if (!(azx_sd_readb(azx_dev, SD_STS) & | |
2133 | SD_STS_FIFO_READY)) | |
2134 | nwait++; | |
2135 | } | |
2136 | if (!nwait) | |
2137 | break; | |
2138 | cpu_relax(); | |
2139 | } | |
2140 | } else { | |
2141 | /* wait until all RUN bits are cleared */ | |
2142 | for (timeout = 5000; timeout; timeout--) { | |
2143 | nwait = 0; | |
2144 | snd_pcm_group_for_each_entry(s, substream) { | |
2145 | if (s->pcm->card != substream->pcm->card) | |
2146 | continue; | |
2147 | azx_dev = get_azx_dev(s); | |
2148 | if (azx_sd_readb(azx_dev, SD_CTL) & | |
2149 | SD_CTL_DMA_START) | |
2150 | nwait++; | |
2151 | } | |
2152 | if (!nwait) | |
2153 | break; | |
2154 | cpu_relax(); | |
2155 | } | |
1da177e4 | 2156 | } |
172d3b20 PLB |
2157 | spin_lock(&chip->reg_lock); |
2158 | /* reset SYNC bits */ | |
2159 | if (chip->driver_caps & AZX_DCAPS_OLD_SSYNC) | |
2160 | azx_writel(chip, OLD_SSYNC, | |
2161 | azx_readl(chip, OLD_SSYNC) & ~sbits); | |
2162 | else | |
2163 | azx_writel(chip, SSYNC, azx_readl(chip, SSYNC) & ~sbits); | |
5d890f59 PLB |
2164 | if (start) { |
2165 | azx_timecounter_init(substream, 0, 0); | |
2166 | if (nsync > 1) { | |
2167 | cycle_t cycle_last; | |
2168 | ||
2169 | /* same start cycle for master and group */ | |
2170 | azx_dev = get_azx_dev(substream); | |
2171 | cycle_last = azx_dev->azx_tc.cycle_last; | |
2172 | ||
2173 | snd_pcm_group_for_each_entry(s, substream) { | |
2174 | if (s->pcm->card != substream->pcm->card) | |
2175 | continue; | |
2176 | azx_timecounter_init(s, 1, cycle_last); | |
2177 | } | |
2178 | } | |
2179 | } | |
172d3b20 | 2180 | spin_unlock(&chip->reg_lock); |
850f0e52 | 2181 | return 0; |
1da177e4 LT |
2182 | } |
2183 | ||
0e153474 JC |
2184 | /* get the current DMA position with correction on VIA chips */ |
2185 | static unsigned int azx_via_get_position(struct azx *chip, | |
2186 | struct azx_dev *azx_dev) | |
2187 | { | |
2188 | unsigned int link_pos, mini_pos, bound_pos; | |
2189 | unsigned int mod_link_pos, mod_dma_pos, mod_mini_pos; | |
2190 | unsigned int fifo_size; | |
2191 | ||
2192 | link_pos = azx_sd_readl(azx_dev, SD_LPIB); | |
b4a655e8 | 2193 | if (azx_dev->substream->stream == SNDRV_PCM_STREAM_PLAYBACK) { |
0e153474 JC |
2194 | /* Playback, no problem using link position */ |
2195 | return link_pos; | |
2196 | } | |
2197 | ||
2198 | /* Capture */ | |
2199 | /* For new chipset, | |
2200 | * use mod to get the DMA position just like old chipset | |
2201 | */ | |
2202 | mod_dma_pos = le32_to_cpu(*azx_dev->posbuf); | |
2203 | mod_dma_pos %= azx_dev->period_bytes; | |
2204 | ||
2205 | /* azx_dev->fifo_size can't get FIFO size of in stream. | |
2206 | * Get from base address + offset. | |
2207 | */ | |
2208 | fifo_size = readw(chip->remap_addr + VIA_IN_STREAM0_FIFO_SIZE_OFFSET); | |
2209 | ||
2210 | if (azx_dev->insufficient) { | |
2211 | /* Link position never gather than FIFO size */ | |
2212 | if (link_pos <= fifo_size) | |
2213 | return 0; | |
2214 | ||
2215 | azx_dev->insufficient = 0; | |
2216 | } | |
2217 | ||
2218 | if (link_pos <= fifo_size) | |
2219 | mini_pos = azx_dev->bufsize + link_pos - fifo_size; | |
2220 | else | |
2221 | mini_pos = link_pos - fifo_size; | |
2222 | ||
2223 | /* Find nearest previous boudary */ | |
2224 | mod_mini_pos = mini_pos % azx_dev->period_bytes; | |
2225 | mod_link_pos = link_pos % azx_dev->period_bytes; | |
2226 | if (mod_link_pos >= fifo_size) | |
2227 | bound_pos = link_pos - mod_link_pos; | |
2228 | else if (mod_dma_pos >= mod_mini_pos) | |
2229 | bound_pos = mini_pos - mod_mini_pos; | |
2230 | else { | |
2231 | bound_pos = mini_pos - mod_mini_pos + azx_dev->period_bytes; | |
2232 | if (bound_pos >= azx_dev->bufsize) | |
2233 | bound_pos = 0; | |
2234 | } | |
2235 | ||
2236 | /* Calculate real DMA position we want */ | |
2237 | return bound_pos + mod_dma_pos; | |
2238 | } | |
2239 | ||
9ad593f6 | 2240 | static unsigned int azx_get_position(struct azx *chip, |
798cb7e8 TI |
2241 | struct azx_dev *azx_dev, |
2242 | bool with_check) | |
1da177e4 | 2243 | { |
1da177e4 | 2244 | unsigned int pos; |
4cb36310 | 2245 | int stream = azx_dev->substream->stream; |
1a8506d4 | 2246 | int delay = 0; |
1da177e4 | 2247 | |
4cb36310 DH |
2248 | switch (chip->position_fix[stream]) { |
2249 | case POS_FIX_LPIB: | |
2250 | /* read LPIB */ | |
2251 | pos = azx_sd_readl(azx_dev, SD_LPIB); | |
2252 | break; | |
2253 | case POS_FIX_VIACOMBO: | |
0e153474 | 2254 | pos = azx_via_get_position(chip, azx_dev); |
4cb36310 DH |
2255 | break; |
2256 | default: | |
2257 | /* use the position buffer */ | |
2258 | pos = le32_to_cpu(*azx_dev->posbuf); | |
798cb7e8 | 2259 | if (with_check && chip->position_fix[stream] == POS_FIX_AUTO) { |
a810364a TI |
2260 | if (!pos || pos == (u32)-1) { |
2261 | printk(KERN_WARNING | |
2262 | "hda-intel: Invalid position buffer, " | |
2263 | "using LPIB read method instead.\n"); | |
2264 | chip->position_fix[stream] = POS_FIX_LPIB; | |
2265 | pos = azx_sd_readl(azx_dev, SD_LPIB); | |
2266 | } else | |
2267 | chip->position_fix[stream] = POS_FIX_POSBUF; | |
2268 | } | |
2269 | break; | |
c74db86b | 2270 | } |
4cb36310 | 2271 | |
1da177e4 LT |
2272 | if (pos >= azx_dev->bufsize) |
2273 | pos = 0; | |
90accc58 PLB |
2274 | |
2275 | /* calculate runtime delay from LPIB */ | |
2276 | if (azx_dev->substream->runtime && | |
2277 | chip->position_fix[stream] == POS_FIX_POSBUF && | |
2278 | (chip->driver_caps & AZX_DCAPS_COUNT_LPIB_DELAY)) { | |
2279 | unsigned int lpib_pos = azx_sd_readl(azx_dev, SD_LPIB); | |
90accc58 PLB |
2280 | if (stream == SNDRV_PCM_STREAM_PLAYBACK) |
2281 | delay = pos - lpib_pos; | |
2282 | else | |
2283 | delay = lpib_pos - pos; | |
2284 | if (delay < 0) | |
2285 | delay += azx_dev->bufsize; | |
2286 | if (delay >= azx_dev->period_bytes) { | |
1f04661f TI |
2287 | snd_printk(KERN_WARNING SFX |
2288 | "Unstable LPIB (%d >= %d); " | |
2289 | "disabling LPIB delay counting\n", | |
2290 | delay, azx_dev->period_bytes); | |
2291 | delay = 0; | |
2292 | chip->driver_caps &= ~AZX_DCAPS_COUNT_LPIB_DELAY; | |
90accc58 PLB |
2293 | } |
2294 | azx_dev->substream->runtime->delay = | |
2295 | bytes_to_frames(azx_dev->substream->runtime, delay); | |
2296 | } | |
1a8506d4 | 2297 | trace_azx_get_position(chip, azx_dev, pos, delay); |
9ad593f6 TI |
2298 | return pos; |
2299 | } | |
2300 | ||
2301 | static snd_pcm_uframes_t azx_pcm_pointer(struct snd_pcm_substream *substream) | |
2302 | { | |
2303 | struct azx_pcm *apcm = snd_pcm_substream_chip(substream); | |
2304 | struct azx *chip = apcm->chip; | |
2305 | struct azx_dev *azx_dev = get_azx_dev(substream); | |
2306 | return bytes_to_frames(substream->runtime, | |
798cb7e8 | 2307 | azx_get_position(chip, azx_dev, false)); |
9ad593f6 TI |
2308 | } |
2309 | ||
2310 | /* | |
2311 | * Check whether the current DMA position is acceptable for updating | |
2312 | * periods. Returns non-zero if it's OK. | |
2313 | * | |
2314 | * Many HD-audio controllers appear pretty inaccurate about | |
2315 | * the update-IRQ timing. The IRQ is issued before actually the | |
2316 | * data is processed. So, we need to process it afterwords in a | |
2317 | * workqueue. | |
2318 | */ | |
2319 | static int azx_position_ok(struct azx *chip, struct azx_dev *azx_dev) | |
2320 | { | |
e5463720 | 2321 | u32 wallclk; |
9ad593f6 TI |
2322 | unsigned int pos; |
2323 | ||
f48f606d JK |
2324 | wallclk = azx_readl(chip, WALLCLK) - azx_dev->start_wallclk; |
2325 | if (wallclk < (azx_dev->period_wallclk * 2) / 3) | |
fa00e046 | 2326 | return -1; /* bogus (too early) interrupt */ |
fa00e046 | 2327 | |
798cb7e8 | 2328 | pos = azx_get_position(chip, azx_dev, true); |
9ad593f6 | 2329 | |
d6d8bf54 TI |
2330 | if (WARN_ONCE(!azx_dev->period_bytes, |
2331 | "hda-intel: zero azx_dev->period_bytes")) | |
f48f606d | 2332 | return -1; /* this shouldn't happen! */ |
edb39935 | 2333 | if (wallclk < (azx_dev->period_wallclk * 5) / 4 && |
f48f606d JK |
2334 | pos % azx_dev->period_bytes > azx_dev->period_bytes / 2) |
2335 | /* NG - it's below the first next period boundary */ | |
2336 | return bdl_pos_adj[chip->dev_index] ? 0 : -1; | |
edb39935 | 2337 | azx_dev->start_wallclk += wallclk; |
9ad593f6 TI |
2338 | return 1; /* OK, it's fine */ |
2339 | } | |
2340 | ||
2341 | /* | |
2342 | * The work for pending PCM period updates. | |
2343 | */ | |
2344 | static void azx_irq_pending_work(struct work_struct *work) | |
2345 | { | |
2346 | struct azx *chip = container_of(work, struct azx, irq_pending_work); | |
e5463720 | 2347 | int i, pending, ok; |
9ad593f6 | 2348 | |
a6a950a8 TI |
2349 | if (!chip->irq_pending_warned) { |
2350 | printk(KERN_WARNING | |
2351 | "hda-intel: IRQ timing workaround is activated " | |
2352 | "for card #%d. Suggest a bigger bdl_pos_adj.\n", | |
2353 | chip->card->number); | |
2354 | chip->irq_pending_warned = 1; | |
2355 | } | |
2356 | ||
9ad593f6 TI |
2357 | for (;;) { |
2358 | pending = 0; | |
2359 | spin_lock_irq(&chip->reg_lock); | |
2360 | for (i = 0; i < chip->num_streams; i++) { | |
2361 | struct azx_dev *azx_dev = &chip->azx_dev[i]; | |
2362 | if (!azx_dev->irq_pending || | |
2363 | !azx_dev->substream || | |
2364 | !azx_dev->running) | |
2365 | continue; | |
e5463720 JK |
2366 | ok = azx_position_ok(chip, azx_dev); |
2367 | if (ok > 0) { | |
9ad593f6 TI |
2368 | azx_dev->irq_pending = 0; |
2369 | spin_unlock(&chip->reg_lock); | |
2370 | snd_pcm_period_elapsed(azx_dev->substream); | |
2371 | spin_lock(&chip->reg_lock); | |
e5463720 JK |
2372 | } else if (ok < 0) { |
2373 | pending = 0; /* too early */ | |
9ad593f6 TI |
2374 | } else |
2375 | pending++; | |
2376 | } | |
2377 | spin_unlock_irq(&chip->reg_lock); | |
2378 | if (!pending) | |
2379 | return; | |
08af495f | 2380 | msleep(1); |
9ad593f6 TI |
2381 | } |
2382 | } | |
2383 | ||
2384 | /* clear irq_pending flags and assure no on-going workq */ | |
2385 | static void azx_clear_irq_pending(struct azx *chip) | |
2386 | { | |
2387 | int i; | |
2388 | ||
2389 | spin_lock_irq(&chip->reg_lock); | |
2390 | for (i = 0; i < chip->num_streams; i++) | |
2391 | chip->azx_dev[i].irq_pending = 0; | |
2392 | spin_unlock_irq(&chip->reg_lock); | |
1da177e4 LT |
2393 | } |
2394 | ||
27fe48d9 TI |
2395 | #ifdef CONFIG_X86 |
2396 | static int azx_pcm_mmap(struct snd_pcm_substream *substream, | |
2397 | struct vm_area_struct *area) | |
2398 | { | |
2399 | struct azx_pcm *apcm = snd_pcm_substream_chip(substream); | |
2400 | struct azx *chip = apcm->chip; | |
2401 | if (!azx_snoop(chip)) | |
2402 | area->vm_page_prot = pgprot_writecombine(area->vm_page_prot); | |
2403 | return snd_pcm_lib_default_mmap(substream, area); | |
2404 | } | |
2405 | #else | |
2406 | #define azx_pcm_mmap NULL | |
2407 | #endif | |
2408 | ||
a98f90fd | 2409 | static struct snd_pcm_ops azx_pcm_ops = { |
1da177e4 LT |
2410 | .open = azx_pcm_open, |
2411 | .close = azx_pcm_close, | |
2412 | .ioctl = snd_pcm_lib_ioctl, | |
2413 | .hw_params = azx_pcm_hw_params, | |
2414 | .hw_free = azx_pcm_hw_free, | |
2415 | .prepare = azx_pcm_prepare, | |
2416 | .trigger = azx_pcm_trigger, | |
2417 | .pointer = azx_pcm_pointer, | |
5d890f59 | 2418 | .wall_clock = azx_get_wallclock_tstamp, |
27fe48d9 | 2419 | .mmap = azx_pcm_mmap, |
4ce107b9 | 2420 | .page = snd_pcm_sgbuf_ops_page, |
1da177e4 LT |
2421 | }; |
2422 | ||
a98f90fd | 2423 | static void azx_pcm_free(struct snd_pcm *pcm) |
1da177e4 | 2424 | { |
176d5335 TI |
2425 | struct azx_pcm *apcm = pcm->private_data; |
2426 | if (apcm) { | |
01b65bfb | 2427 | list_del(&apcm->list); |
176d5335 TI |
2428 | kfree(apcm); |
2429 | } | |
1da177e4 LT |
2430 | } |
2431 | ||
acfa634f TI |
2432 | #define MAX_PREALLOC_SIZE (32 * 1024 * 1024) |
2433 | ||
176d5335 | 2434 | static int |
33fa35ed TI |
2435 | azx_attach_pcm_stream(struct hda_bus *bus, struct hda_codec *codec, |
2436 | struct hda_pcm *cpcm) | |
1da177e4 | 2437 | { |
33fa35ed | 2438 | struct azx *chip = bus->private_data; |
a98f90fd | 2439 | struct snd_pcm *pcm; |
1da177e4 | 2440 | struct azx_pcm *apcm; |
176d5335 | 2441 | int pcm_dev = cpcm->device; |
acfa634f | 2442 | unsigned int size; |
176d5335 | 2443 | int s, err; |
1da177e4 | 2444 | |
01b65bfb TI |
2445 | list_for_each_entry(apcm, &chip->pcm_list, list) { |
2446 | if (apcm->pcm->device == pcm_dev) { | |
2447 | snd_printk(KERN_ERR SFX "PCM %d already exists\n", pcm_dev); | |
2448 | return -EBUSY; | |
2449 | } | |
176d5335 TI |
2450 | } |
2451 | err = snd_pcm_new(chip->card, cpcm->name, pcm_dev, | |
2452 | cpcm->stream[SNDRV_PCM_STREAM_PLAYBACK].substreams, | |
2453 | cpcm->stream[SNDRV_PCM_STREAM_CAPTURE].substreams, | |
1da177e4 LT |
2454 | &pcm); |
2455 | if (err < 0) | |
2456 | return err; | |
18cb7109 | 2457 | strlcpy(pcm->name, cpcm->name, sizeof(pcm->name)); |
176d5335 | 2458 | apcm = kzalloc(sizeof(*apcm), GFP_KERNEL); |
1da177e4 LT |
2459 | if (apcm == NULL) |
2460 | return -ENOMEM; | |
2461 | apcm->chip = chip; | |
01b65bfb | 2462 | apcm->pcm = pcm; |
1da177e4 | 2463 | apcm->codec = codec; |
1da177e4 LT |
2464 | pcm->private_data = apcm; |
2465 | pcm->private_free = azx_pcm_free; | |
176d5335 TI |
2466 | if (cpcm->pcm_type == HDA_PCM_TYPE_MODEM) |
2467 | pcm->dev_class = SNDRV_PCM_CLASS_MODEM; | |
01b65bfb | 2468 | list_add_tail(&apcm->list, &chip->pcm_list); |
176d5335 TI |
2469 | cpcm->pcm = pcm; |
2470 | for (s = 0; s < 2; s++) { | |
2471 | apcm->hinfo[s] = &cpcm->stream[s]; | |
2472 | if (cpcm->stream[s].substreams) | |
2473 | snd_pcm_set_ops(pcm, s, &azx_pcm_ops); | |
2474 | } | |
2475 | /* buffer pre-allocation */ | |
acfa634f TI |
2476 | size = CONFIG_SND_HDA_PREALLOC_SIZE * 1024; |
2477 | if (size > MAX_PREALLOC_SIZE) | |
2478 | size = MAX_PREALLOC_SIZE; | |
4ce107b9 | 2479 | snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV_SG, |
1da177e4 | 2480 | snd_dma_pci_data(chip->pci), |
acfa634f | 2481 | size, MAX_PREALLOC_SIZE); |
1da177e4 LT |
2482 | return 0; |
2483 | } | |
2484 | ||
2485 | /* | |
2486 | * mixer creation - all stuff is implemented in hda module | |
2487 | */ | |
a98f90fd | 2488 | static int __devinit azx_mixer_create(struct azx *chip) |
1da177e4 LT |
2489 | { |
2490 | return snd_hda_build_controls(chip->bus); | |
2491 | } | |
2492 | ||
2493 | ||
2494 | /* | |
2495 | * initialize SD streams | |
2496 | */ | |
a98f90fd | 2497 | static int __devinit azx_init_stream(struct azx *chip) |
1da177e4 LT |
2498 | { |
2499 | int i; | |
2500 | ||
2501 | /* initialize each stream (aka device) | |
d01ce99f TI |
2502 | * assign the starting bdl address to each stream (device) |
2503 | * and initialize | |
1da177e4 | 2504 | */ |
07e4ca50 | 2505 | for (i = 0; i < chip->num_streams; i++) { |
a98f90fd | 2506 | struct azx_dev *azx_dev = &chip->azx_dev[i]; |
929861c6 | 2507 | azx_dev->posbuf = (u32 __iomem *)(chip->posbuf.area + i * 8); |
1da177e4 LT |
2508 | /* offset: SDI0=0x80, SDI1=0xa0, ... SDO3=0x160 */ |
2509 | azx_dev->sd_addr = chip->remap_addr + (0x20 * i + 0x80); | |
2510 | /* int mask: SDI0=0x01, SDI1=0x02, ... SDO3=0x80 */ | |
2511 | azx_dev->sd_int_sta_mask = 1 << i; | |
2512 | /* stream tag: must be non-zero and unique */ | |
2513 | azx_dev->index = i; | |
2514 | azx_dev->stream_tag = i + 1; | |
2515 | } | |
2516 | ||
2517 | return 0; | |
2518 | } | |
2519 | ||
68e7fffc TI |
2520 | static int azx_acquire_irq(struct azx *chip, int do_disconnect) |
2521 | { | |
437a5a46 TI |
2522 | if (request_irq(chip->pci->irq, azx_interrupt, |
2523 | chip->msi ? 0 : IRQF_SHARED, | |
934c2b6d | 2524 | KBUILD_MODNAME, chip)) { |
68e7fffc TI |
2525 | printk(KERN_ERR "hda-intel: unable to grab IRQ %d, " |
2526 | "disabling device\n", chip->pci->irq); | |
2527 | if (do_disconnect) | |
2528 | snd_card_disconnect(chip->card); | |
2529 | return -1; | |
2530 | } | |
2531 | chip->irq = chip->pci->irq; | |
69e13418 | 2532 | pci_intx(chip->pci, !chip->msi); |
68e7fffc TI |
2533 | return 0; |
2534 | } | |
2535 | ||
1da177e4 | 2536 | |
cb53c626 TI |
2537 | static void azx_stop_chip(struct azx *chip) |
2538 | { | |
95e99fda | 2539 | if (!chip->initialized) |
cb53c626 TI |
2540 | return; |
2541 | ||
2542 | /* disable interrupts */ | |
2543 | azx_int_disable(chip); | |
2544 | azx_int_clear(chip); | |
2545 | ||
2546 | /* disable CORB/RIRB */ | |
2547 | azx_free_cmd_io(chip); | |
2548 | ||
2549 | /* disable position buffer */ | |
2550 | azx_writel(chip, DPLBASE, 0); | |
2551 | azx_writel(chip, DPUBASE, 0); | |
2552 | ||
2553 | chip->initialized = 0; | |
2554 | } | |
2555 | ||
83012a7c | 2556 | #ifdef CONFIG_PM |
cb53c626 | 2557 | /* power-up/down the controller */ |
68467f51 | 2558 | static void azx_power_notify(struct hda_bus *bus, bool power_up) |
cb53c626 | 2559 | { |
33fa35ed | 2560 | struct azx *chip = bus->private_data; |
cb53c626 | 2561 | |
2ea3c6a2 TI |
2562 | if (!(chip->driver_caps & AZX_DCAPS_PM_RUNTIME)) |
2563 | return; | |
2564 | ||
68467f51 | 2565 | if (power_up) |
b8dfc462 ML |
2566 | pm_runtime_get_sync(&chip->pci->dev); |
2567 | else | |
2568 | pm_runtime_put_sync(&chip->pci->dev); | |
cb53c626 | 2569 | } |
65fcd41d TI |
2570 | |
2571 | static DEFINE_MUTEX(card_list_lock); | |
2572 | static LIST_HEAD(card_list); | |
2573 | ||
2574 | static void azx_add_card_list(struct azx *chip) | |
2575 | { | |
2576 | mutex_lock(&card_list_lock); | |
2577 | list_add(&chip->list, &card_list); | |
2578 | mutex_unlock(&card_list_lock); | |
2579 | } | |
2580 | ||
2581 | static void azx_del_card_list(struct azx *chip) | |
2582 | { | |
2583 | mutex_lock(&card_list_lock); | |
2584 | list_del_init(&chip->list); | |
2585 | mutex_unlock(&card_list_lock); | |
2586 | } | |
2587 | ||
2588 | /* trigger power-save check at writing parameter */ | |
2589 | static int param_set_xint(const char *val, const struct kernel_param *kp) | |
2590 | { | |
2591 | struct azx *chip; | |
2592 | struct hda_codec *c; | |
2593 | int prev = power_save; | |
2594 | int ret = param_set_int(val, kp); | |
2595 | ||
2596 | if (ret || prev == power_save) | |
2597 | return ret; | |
2598 | ||
2599 | mutex_lock(&card_list_lock); | |
2600 | list_for_each_entry(chip, &card_list, list) { | |
2601 | if (!chip->bus || chip->disabled) | |
2602 | continue; | |
2603 | list_for_each_entry(c, &chip->bus->codec_list, list) | |
2604 | snd_hda_power_sync(c); | |
2605 | } | |
2606 | mutex_unlock(&card_list_lock); | |
2607 | return 0; | |
2608 | } | |
2609 | #else | |
2610 | #define azx_add_card_list(chip) /* NOP */ | |
2611 | #define azx_del_card_list(chip) /* NOP */ | |
83012a7c | 2612 | #endif /* CONFIG_PM */ |
5c0b9bec | 2613 | |
7ccbde57 | 2614 | #if defined(CONFIG_PM_SLEEP) || defined(SUPPORT_VGA_SWITCHEROO) |
5c0b9bec TI |
2615 | /* |
2616 | * power management | |
2617 | */ | |
68cb2b55 | 2618 | static int azx_suspend(struct device *dev) |
1da177e4 | 2619 | { |
68cb2b55 TI |
2620 | struct pci_dev *pci = to_pci_dev(dev); |
2621 | struct snd_card *card = dev_get_drvdata(dev); | |
421a1252 | 2622 | struct azx *chip = card->private_data; |
01b65bfb | 2623 | struct azx_pcm *p; |
1da177e4 | 2624 | |
421a1252 | 2625 | snd_power_change_state(card, SNDRV_CTL_POWER_D3hot); |
9ad593f6 | 2626 | azx_clear_irq_pending(chip); |
01b65bfb TI |
2627 | list_for_each_entry(p, &chip->pcm_list, list) |
2628 | snd_pcm_suspend_all(p->pcm); | |
0b7a2e9c | 2629 | if (chip->initialized) |
8dd78330 | 2630 | snd_hda_suspend(chip->bus); |
cb53c626 | 2631 | azx_stop_chip(chip); |
30b35399 | 2632 | if (chip->irq >= 0) { |
43001c95 | 2633 | free_irq(chip->irq, chip); |
30b35399 TI |
2634 | chip->irq = -1; |
2635 | } | |
68e7fffc | 2636 | if (chip->msi) |
43001c95 | 2637 | pci_disable_msi(chip->pci); |
421a1252 TI |
2638 | pci_disable_device(pci); |
2639 | pci_save_state(pci); | |
68cb2b55 | 2640 | pci_set_power_state(pci, PCI_D3hot); |
1da177e4 LT |
2641 | return 0; |
2642 | } | |
2643 | ||
68cb2b55 | 2644 | static int azx_resume(struct device *dev) |
1da177e4 | 2645 | { |
68cb2b55 TI |
2646 | struct pci_dev *pci = to_pci_dev(dev); |
2647 | struct snd_card *card = dev_get_drvdata(dev); | |
421a1252 | 2648 | struct azx *chip = card->private_data; |
1da177e4 | 2649 | |
d14a7e0b TI |
2650 | pci_set_power_state(pci, PCI_D0); |
2651 | pci_restore_state(pci); | |
30b35399 TI |
2652 | if (pci_enable_device(pci) < 0) { |
2653 | printk(KERN_ERR "hda-intel: pci_enable_device failed, " | |
2654 | "disabling device\n"); | |
2655 | snd_card_disconnect(card); | |
2656 | return -EIO; | |
2657 | } | |
2658 | pci_set_master(pci); | |
68e7fffc TI |
2659 | if (chip->msi) |
2660 | if (pci_enable_msi(pci) < 0) | |
2661 | chip->msi = 0; | |
2662 | if (azx_acquire_irq(chip, 1) < 0) | |
30b35399 | 2663 | return -EIO; |
cb53c626 | 2664 | azx_init_pci(chip); |
d804ad92 | 2665 | |
7f30830b | 2666 | azx_init_chip(chip, 1); |
d804ad92 | 2667 | |
1da177e4 | 2668 | snd_hda_resume(chip->bus); |
421a1252 | 2669 | snd_power_change_state(card, SNDRV_CTL_POWER_D0); |
1da177e4 LT |
2670 | return 0; |
2671 | } | |
b8dfc462 ML |
2672 | #endif /* CONFIG_PM_SLEEP || SUPPORT_VGA_SWITCHEROO */ |
2673 | ||
2674 | #ifdef CONFIG_PM_RUNTIME | |
2675 | static int azx_runtime_suspend(struct device *dev) | |
2676 | { | |
2677 | struct snd_card *card = dev_get_drvdata(dev); | |
2678 | struct azx *chip = card->private_data; | |
2679 | ||
2ea3c6a2 TI |
2680 | if (!power_save_controller || |
2681 | !(chip->driver_caps & AZX_DCAPS_PM_RUNTIME)) | |
b8dfc462 ML |
2682 | return -EAGAIN; |
2683 | ||
2684 | azx_stop_chip(chip); | |
2685 | azx_clear_irq_pending(chip); | |
2686 | return 0; | |
2687 | } | |
2688 | ||
2689 | static int azx_runtime_resume(struct device *dev) | |
2690 | { | |
2691 | struct snd_card *card = dev_get_drvdata(dev); | |
2692 | struct azx *chip = card->private_data; | |
2693 | ||
2694 | azx_init_pci(chip); | |
2695 | azx_init_chip(chip, 1); | |
2696 | return 0; | |
2697 | } | |
2698 | #endif /* CONFIG_PM_RUNTIME */ | |
2699 | ||
2700 | #ifdef CONFIG_PM | |
2701 | static const struct dev_pm_ops azx_pm = { | |
2702 | SET_SYSTEM_SLEEP_PM_OPS(azx_suspend, azx_resume) | |
2703 | SET_RUNTIME_PM_OPS(azx_runtime_suspend, azx_runtime_resume, NULL) | |
2704 | }; | |
2705 | ||
68cb2b55 TI |
2706 | #define AZX_PM_OPS &azx_pm |
2707 | #else | |
68cb2b55 | 2708 | #define AZX_PM_OPS NULL |
b8dfc462 | 2709 | #endif /* CONFIG_PM */ |
1da177e4 LT |
2710 | |
2711 | ||
0cbf0098 TI |
2712 | /* |
2713 | * reboot notifier for hang-up problem at power-down | |
2714 | */ | |
2715 | static int azx_halt(struct notifier_block *nb, unsigned long event, void *buf) | |
2716 | { | |
2717 | struct azx *chip = container_of(nb, struct azx, reboot_notifier); | |
fb8d1a34 | 2718 | snd_hda_bus_reboot_notify(chip->bus); |
0cbf0098 TI |
2719 | azx_stop_chip(chip); |
2720 | return NOTIFY_OK; | |
2721 | } | |
2722 | ||
2723 | static void azx_notifier_register(struct azx *chip) | |
2724 | { | |
2725 | chip->reboot_notifier.notifier_call = azx_halt; | |
2726 | register_reboot_notifier(&chip->reboot_notifier); | |
2727 | } | |
2728 | ||
2729 | static void azx_notifier_unregister(struct azx *chip) | |
2730 | { | |
2731 | if (chip->reboot_notifier.notifier_call) | |
2732 | unregister_reboot_notifier(&chip->reboot_notifier); | |
2733 | } | |
2734 | ||
a82d51ed TI |
2735 | static int DELAYED_INIT_MARK azx_first_init(struct azx *chip); |
2736 | static int DELAYED_INIT_MARK azx_probe_continue(struct azx *chip); | |
2737 | ||
8393ec4a | 2738 | #ifdef SUPPORT_VGA_SWITCHEROO |
a82d51ed TI |
2739 | static struct pci_dev __devinit *get_bound_vga(struct pci_dev *pci); |
2740 | ||
a82d51ed TI |
2741 | static void azx_vs_set_state(struct pci_dev *pci, |
2742 | enum vga_switcheroo_state state) | |
2743 | { | |
2744 | struct snd_card *card = pci_get_drvdata(pci); | |
2745 | struct azx *chip = card->private_data; | |
2746 | bool disabled; | |
2747 | ||
2748 | if (chip->init_failed) | |
2749 | return; | |
2750 | ||
2751 | disabled = (state == VGA_SWITCHEROO_OFF); | |
2752 | if (chip->disabled == disabled) | |
2753 | return; | |
2754 | ||
2755 | if (!chip->bus) { | |
2756 | chip->disabled = disabled; | |
2757 | if (!disabled) { | |
2758 | snd_printk(KERN_INFO SFX | |
2759 | "%s: Start delayed initialization\n", | |
2760 | pci_name(chip->pci)); | |
2761 | if (azx_first_init(chip) < 0 || | |
2762 | azx_probe_continue(chip) < 0) { | |
2763 | snd_printk(KERN_ERR SFX | |
2764 | "%s: initialization error\n", | |
2765 | pci_name(chip->pci)); | |
2766 | chip->init_failed = true; | |
2767 | } | |
2768 | } | |
2769 | } else { | |
2770 | snd_printk(KERN_INFO SFX | |
2771 | "%s %s via VGA-switcheroo\n", | |
2772 | disabled ? "Disabling" : "Enabling", | |
2773 | pci_name(chip->pci)); | |
2774 | if (disabled) { | |
68cb2b55 | 2775 | azx_suspend(&pci->dev); |
a82d51ed | 2776 | chip->disabled = true; |
128960a9 TI |
2777 | if (snd_hda_lock_devices(chip->bus)) |
2778 | snd_printk(KERN_WARNING SFX | |
2779 | "Cannot lock devices!\n"); | |
a82d51ed TI |
2780 | } else { |
2781 | snd_hda_unlock_devices(chip->bus); | |
2782 | chip->disabled = false; | |
68cb2b55 | 2783 | azx_resume(&pci->dev); |
a82d51ed TI |
2784 | } |
2785 | } | |
2786 | } | |
2787 | ||
2788 | static bool azx_vs_can_switch(struct pci_dev *pci) | |
2789 | { | |
2790 | struct snd_card *card = pci_get_drvdata(pci); | |
2791 | struct azx *chip = card->private_data; | |
2792 | ||
2793 | if (chip->init_failed) | |
2794 | return false; | |
2795 | if (chip->disabled || !chip->bus) | |
2796 | return true; | |
2797 | if (snd_hda_lock_devices(chip->bus)) | |
2798 | return false; | |
2799 | snd_hda_unlock_devices(chip->bus); | |
2800 | return true; | |
2801 | } | |
2802 | ||
2803 | static void __devinit init_vga_switcheroo(struct azx *chip) | |
2804 | { | |
2805 | struct pci_dev *p = get_bound_vga(chip->pci); | |
2806 | if (p) { | |
2807 | snd_printk(KERN_INFO SFX | |
2808 | "%s: Handle VGA-switcheroo audio client\n", | |
2809 | pci_name(chip->pci)); | |
2810 | chip->use_vga_switcheroo = 1; | |
2811 | pci_dev_put(p); | |
2812 | } | |
2813 | } | |
2814 | ||
2815 | static const struct vga_switcheroo_client_ops azx_vs_ops = { | |
2816 | .set_gpu_state = azx_vs_set_state, | |
2817 | .can_switch = azx_vs_can_switch, | |
2818 | }; | |
2819 | ||
2820 | static int __devinit register_vga_switcheroo(struct azx *chip) | |
2821 | { | |
128960a9 TI |
2822 | int err; |
2823 | ||
a82d51ed TI |
2824 | if (!chip->use_vga_switcheroo) |
2825 | return 0; | |
2826 | /* FIXME: currently only handling DIS controller | |
2827 | * is there any machine with two switchable HDMI audio controllers? | |
2828 | */ | |
128960a9 | 2829 | err = vga_switcheroo_register_audio_client(chip->pci, &azx_vs_ops, |
a82d51ed TI |
2830 | VGA_SWITCHEROO_DIS, |
2831 | chip->bus != NULL); | |
128960a9 TI |
2832 | if (err < 0) |
2833 | return err; | |
2834 | chip->vga_switcheroo_registered = 1; | |
2835 | return 0; | |
a82d51ed TI |
2836 | } |
2837 | #else | |
2838 | #define init_vga_switcheroo(chip) /* NOP */ | |
2839 | #define register_vga_switcheroo(chip) 0 | |
8393ec4a | 2840 | #define check_hdmi_disabled(pci) false |
a82d51ed TI |
2841 | #endif /* SUPPORT_VGA_SWITCHER */ |
2842 | ||
1da177e4 LT |
2843 | /* |
2844 | * destructor | |
2845 | */ | |
a98f90fd | 2846 | static int azx_free(struct azx *chip) |
1da177e4 | 2847 | { |
4ce107b9 TI |
2848 | int i; |
2849 | ||
65fcd41d TI |
2850 | azx_del_card_list(chip); |
2851 | ||
0cbf0098 TI |
2852 | azx_notifier_unregister(chip); |
2853 | ||
a82d51ed TI |
2854 | if (use_vga_switcheroo(chip)) { |
2855 | if (chip->disabled && chip->bus) | |
2856 | snd_hda_unlock_devices(chip->bus); | |
128960a9 TI |
2857 | if (chip->vga_switcheroo_registered) |
2858 | vga_switcheroo_unregister_client(chip->pci); | |
a82d51ed TI |
2859 | } |
2860 | ||
ce43fbae | 2861 | if (chip->initialized) { |
9ad593f6 | 2862 | azx_clear_irq_pending(chip); |
07e4ca50 | 2863 | for (i = 0; i < chip->num_streams; i++) |
1da177e4 | 2864 | azx_stream_stop(chip, &chip->azx_dev[i]); |
cb53c626 | 2865 | azx_stop_chip(chip); |
1da177e4 LT |
2866 | } |
2867 | ||
f000fd80 | 2868 | if (chip->irq >= 0) |
1da177e4 | 2869 | free_irq(chip->irq, (void*)chip); |
68e7fffc | 2870 | if (chip->msi) |
30b35399 | 2871 | pci_disable_msi(chip->pci); |
f079c25a TI |
2872 | if (chip->remap_addr) |
2873 | iounmap(chip->remap_addr); | |
1da177e4 | 2874 | |
4ce107b9 TI |
2875 | if (chip->azx_dev) { |
2876 | for (i = 0; i < chip->num_streams; i++) | |
27fe48d9 TI |
2877 | if (chip->azx_dev[i].bdl.area) { |
2878 | mark_pages_wc(chip, &chip->azx_dev[i].bdl, false); | |
4ce107b9 | 2879 | snd_dma_free_pages(&chip->azx_dev[i].bdl); |
27fe48d9 | 2880 | } |
4ce107b9 | 2881 | } |
27fe48d9 TI |
2882 | if (chip->rb.area) { |
2883 | mark_pages_wc(chip, &chip->rb, false); | |
1da177e4 | 2884 | snd_dma_free_pages(&chip->rb); |
27fe48d9 TI |
2885 | } |
2886 | if (chip->posbuf.area) { | |
2887 | mark_pages_wc(chip, &chip->posbuf, false); | |
1da177e4 | 2888 | snd_dma_free_pages(&chip->posbuf); |
27fe48d9 | 2889 | } |
a82d51ed TI |
2890 | if (chip->region_requested) |
2891 | pci_release_regions(chip->pci); | |
1da177e4 | 2892 | pci_disable_device(chip->pci); |
07e4ca50 | 2893 | kfree(chip->azx_dev); |
4918cdab TI |
2894 | #ifdef CONFIG_SND_HDA_PATCH_LOADER |
2895 | if (chip->fw) | |
2896 | release_firmware(chip->fw); | |
2897 | #endif | |
1da177e4 LT |
2898 | kfree(chip); |
2899 | ||
2900 | return 0; | |
2901 | } | |
2902 | ||
a98f90fd | 2903 | static int azx_dev_free(struct snd_device *device) |
1da177e4 LT |
2904 | { |
2905 | return azx_free(device->device_data); | |
2906 | } | |
2907 | ||
8393ec4a | 2908 | #ifdef SUPPORT_VGA_SWITCHEROO |
9121947d TI |
2909 | /* |
2910 | * Check of disabled HDMI controller by vga-switcheroo | |
2911 | */ | |
2912 | static struct pci_dev __devinit *get_bound_vga(struct pci_dev *pci) | |
2913 | { | |
2914 | struct pci_dev *p; | |
2915 | ||
2916 | /* check only discrete GPU */ | |
2917 | switch (pci->vendor) { | |
2918 | case PCI_VENDOR_ID_ATI: | |
2919 | case PCI_VENDOR_ID_AMD: | |
2920 | case PCI_VENDOR_ID_NVIDIA: | |
2921 | if (pci->devfn == 1) { | |
2922 | p = pci_get_domain_bus_and_slot(pci_domain_nr(pci->bus), | |
2923 | pci->bus->number, 0); | |
2924 | if (p) { | |
2925 | if ((p->class >> 8) == PCI_CLASS_DISPLAY_VGA) | |
2926 | return p; | |
2927 | pci_dev_put(p); | |
2928 | } | |
2929 | } | |
2930 | break; | |
2931 | } | |
2932 | return NULL; | |
2933 | } | |
2934 | ||
2935 | static bool __devinit check_hdmi_disabled(struct pci_dev *pci) | |
2936 | { | |
2937 | bool vga_inactive = false; | |
2938 | struct pci_dev *p = get_bound_vga(pci); | |
2939 | ||
2940 | if (p) { | |
12b78a7f | 2941 | if (vga_switcheroo_get_client_state(p) == VGA_SWITCHEROO_OFF) |
9121947d TI |
2942 | vga_inactive = true; |
2943 | pci_dev_put(p); | |
2944 | } | |
2945 | return vga_inactive; | |
2946 | } | |
8393ec4a | 2947 | #endif /* SUPPORT_VGA_SWITCHEROO */ |
9121947d | 2948 | |
3372a153 TI |
2949 | /* |
2950 | * white/black-listing for position_fix | |
2951 | */ | |
623ec047 | 2952 | static struct snd_pci_quirk position_fix_list[] __devinitdata = { |
d2e1c973 TI |
2953 | SND_PCI_QUIRK(0x1028, 0x01cc, "Dell D820", POS_FIX_LPIB), |
2954 | SND_PCI_QUIRK(0x1028, 0x01de, "Dell Precision 390", POS_FIX_LPIB), | |
2f703e7a | 2955 | SND_PCI_QUIRK(0x103c, 0x306d, "HP dv3", POS_FIX_LPIB), |
d2e1c973 | 2956 | SND_PCI_QUIRK(0x1043, 0x813d, "ASUS P5AD2", POS_FIX_LPIB), |
dd37f8e8 | 2957 | SND_PCI_QUIRK(0x1043, 0x81b3, "ASUS", POS_FIX_LPIB), |
9f75c1b1 | 2958 | SND_PCI_QUIRK(0x1043, 0x81e7, "ASUS M2V", POS_FIX_LPIB), |
e96d3127 | 2959 | SND_PCI_QUIRK(0x104d, 0x9069, "Sony VPCS11V9E", POS_FIX_LPIB), |
b01de4fb | 2960 | SND_PCI_QUIRK(0x10de, 0xcb89, "Macbook Pro 7,1", POS_FIX_LPIB), |
61bb42c3 | 2961 | SND_PCI_QUIRK(0x1297, 0x3166, "Shuttle", POS_FIX_LPIB), |
9ec8ddad | 2962 | SND_PCI_QUIRK(0x1458, 0xa022, "ga-ma770-ud3", POS_FIX_LPIB), |
45d4ebf1 | 2963 | SND_PCI_QUIRK(0x1462, 0x1002, "MSI Wind U115", POS_FIX_LPIB), |
8815cd03 | 2964 | SND_PCI_QUIRK(0x1565, 0x8218, "Biostar Microtech", POS_FIX_LPIB), |
b90c0764 | 2965 | SND_PCI_QUIRK(0x1849, 0x0888, "775Dual-VSTA", POS_FIX_LPIB), |
0e0280dc | 2966 | SND_PCI_QUIRK(0x8086, 0x2503, "DG965OT AAD63733-203", POS_FIX_LPIB), |
3372a153 TI |
2967 | {} |
2968 | }; | |
2969 | ||
2970 | static int __devinit check_position_fix(struct azx *chip, int fix) | |
2971 | { | |
2972 | const struct snd_pci_quirk *q; | |
2973 | ||
c673ba1c | 2974 | switch (fix) { |
1dac6695 | 2975 | case POS_FIX_AUTO: |
c673ba1c TI |
2976 | case POS_FIX_LPIB: |
2977 | case POS_FIX_POSBUF: | |
4cb36310 | 2978 | case POS_FIX_VIACOMBO: |
a6f2fd55 | 2979 | case POS_FIX_COMBO: |
c673ba1c TI |
2980 | return fix; |
2981 | } | |
2982 | ||
c673ba1c TI |
2983 | q = snd_pci_quirk_lookup(chip->pci, position_fix_list); |
2984 | if (q) { | |
2985 | printk(KERN_INFO | |
2986 | "hda_intel: position_fix set to %d " | |
2987 | "for device %04x:%04x\n", | |
2988 | q->value, q->subvendor, q->subdevice); | |
2989 | return q->value; | |
3372a153 | 2990 | } |
bdd9ef24 DH |
2991 | |
2992 | /* Check VIA/ATI HD Audio Controller exist */ | |
9477c58e TI |
2993 | if (chip->driver_caps & AZX_DCAPS_POSFIX_VIA) { |
2994 | snd_printd(SFX "Using VIACOMBO position fix\n"); | |
bdd9ef24 | 2995 | return POS_FIX_VIACOMBO; |
9477c58e TI |
2996 | } |
2997 | if (chip->driver_caps & AZX_DCAPS_POSFIX_LPIB) { | |
2998 | snd_printd(SFX "Using LPIB position fix\n"); | |
50e3bbf9 | 2999 | return POS_FIX_LPIB; |
bdd9ef24 | 3000 | } |
c673ba1c | 3001 | return POS_FIX_AUTO; |
3372a153 TI |
3002 | } |
3003 | ||
669ba27a TI |
3004 | /* |
3005 | * black-lists for probe_mask | |
3006 | */ | |
3007 | static struct snd_pci_quirk probe_mask_list[] __devinitdata = { | |
3008 | /* Thinkpad often breaks the controller communication when accessing | |
3009 | * to the non-working (or non-existing) modem codec slot. | |
3010 | */ | |
3011 | SND_PCI_QUIRK(0x1014, 0x05b7, "Thinkpad Z60", 0x01), | |
3012 | SND_PCI_QUIRK(0x17aa, 0x2010, "Thinkpad X/T/R60", 0x01), | |
3013 | SND_PCI_QUIRK(0x17aa, 0x20ac, "Thinkpad X/T/R61", 0x01), | |
0edb9454 TI |
3014 | /* broken BIOS */ |
3015 | SND_PCI_QUIRK(0x1028, 0x20ac, "Dell Studio Desktop", 0x01), | |
ef1681d8 TI |
3016 | /* including bogus ALC268 in slot#2 that conflicts with ALC888 */ |
3017 | SND_PCI_QUIRK(0x17c0, 0x4085, "Medion MD96630", 0x01), | |
20db7cb0 | 3018 | /* forced codec slots */ |
93574844 | 3019 | SND_PCI_QUIRK(0x1043, 0x1262, "ASUS W5Fm", 0x103), |
20db7cb0 | 3020 | SND_PCI_QUIRK(0x1046, 0x1262, "ASUS W5F", 0x103), |
f3af9051 JK |
3021 | /* WinFast VP200 H (Teradici) user reported broken communication */ |
3022 | SND_PCI_QUIRK(0x3a21, 0x040d, "WinFast VP200 H", 0x101), | |
669ba27a TI |
3023 | {} |
3024 | }; | |
3025 | ||
f1eaaeec TI |
3026 | #define AZX_FORCE_CODEC_MASK 0x100 |
3027 | ||
5aba4f8e | 3028 | static void __devinit check_probe_mask(struct azx *chip, int dev) |
669ba27a TI |
3029 | { |
3030 | const struct snd_pci_quirk *q; | |
3031 | ||
f1eaaeec TI |
3032 | chip->codec_probe_mask = probe_mask[dev]; |
3033 | if (chip->codec_probe_mask == -1) { | |
669ba27a TI |
3034 | q = snd_pci_quirk_lookup(chip->pci, probe_mask_list); |
3035 | if (q) { | |
3036 | printk(KERN_INFO | |
3037 | "hda_intel: probe_mask set to 0x%x " | |
3038 | "for device %04x:%04x\n", | |
3039 | q->value, q->subvendor, q->subdevice); | |
f1eaaeec | 3040 | chip->codec_probe_mask = q->value; |
669ba27a TI |
3041 | } |
3042 | } | |
f1eaaeec TI |
3043 | |
3044 | /* check forced option */ | |
3045 | if (chip->codec_probe_mask != -1 && | |
3046 | (chip->codec_probe_mask & AZX_FORCE_CODEC_MASK)) { | |
3047 | chip->codec_mask = chip->codec_probe_mask & 0xff; | |
3048 | printk(KERN_INFO "hda_intel: codec_mask forced to 0x%x\n", | |
3049 | chip->codec_mask); | |
3050 | } | |
669ba27a TI |
3051 | } |
3052 | ||
4d8e22e0 | 3053 | /* |
71623855 | 3054 | * white/black-list for enable_msi |
4d8e22e0 | 3055 | */ |
71623855 | 3056 | static struct snd_pci_quirk msi_black_list[] __devinitdata = { |
9dc8398b | 3057 | SND_PCI_QUIRK(0x1043, 0x81f2, "ASUS", 0), /* Athlon64 X2 + nvidia */ |
0a27fcfa | 3058 | SND_PCI_QUIRK(0x1043, 0x81f6, "ASUS", 0), /* nvidia */ |
ecd21626 | 3059 | SND_PCI_QUIRK(0x1043, 0x822d, "ASUS", 0), /* Athlon64 X2 + nvidia MCP55 */ |
4193d13b | 3060 | SND_PCI_QUIRK(0x1849, 0x0888, "ASRock", 0), /* Athlon64 X2 + nvidia */ |
3815595e | 3061 | SND_PCI_QUIRK(0xa0a0, 0x0575, "Aopen MZ915-M", 0), /* ICH6 */ |
4d8e22e0 TI |
3062 | {} |
3063 | }; | |
3064 | ||
3065 | static void __devinit check_msi(struct azx *chip) | |
3066 | { | |
3067 | const struct snd_pci_quirk *q; | |
3068 | ||
71623855 TI |
3069 | if (enable_msi >= 0) { |
3070 | chip->msi = !!enable_msi; | |
4d8e22e0 | 3071 | return; |
71623855 TI |
3072 | } |
3073 | chip->msi = 1; /* enable MSI as default */ | |
3074 | q = snd_pci_quirk_lookup(chip->pci, msi_black_list); | |
4d8e22e0 TI |
3075 | if (q) { |
3076 | printk(KERN_INFO | |
3077 | "hda_intel: msi for device %04x:%04x set to %d\n", | |
3078 | q->subvendor, q->subdevice, q->value); | |
3079 | chip->msi = q->value; | |
80c43ed7 TI |
3080 | return; |
3081 | } | |
3082 | ||
3083 | /* NVidia chipsets seem to cause troubles with MSI */ | |
9477c58e TI |
3084 | if (chip->driver_caps & AZX_DCAPS_NO_MSI) { |
3085 | printk(KERN_INFO "hda_intel: Disabling MSI\n"); | |
80c43ed7 | 3086 | chip->msi = 0; |
4d8e22e0 TI |
3087 | } |
3088 | } | |
3089 | ||
a1585d76 TI |
3090 | /* check the snoop mode availability */ |
3091 | static void __devinit azx_check_snoop_available(struct azx *chip) | |
3092 | { | |
3093 | bool snoop = chip->snoop; | |
3094 | ||
3095 | switch (chip->driver_type) { | |
3096 | case AZX_DRIVER_VIA: | |
3097 | /* force to non-snoop mode for a new VIA controller | |
3098 | * when BIOS is set | |
3099 | */ | |
3100 | if (snoop) { | |
3101 | u8 val; | |
3102 | pci_read_config_byte(chip->pci, 0x42, &val); | |
3103 | if (!(val & 0x80) && chip->pci->revision == 0x30) | |
3104 | snoop = false; | |
3105 | } | |
3106 | break; | |
3107 | case AZX_DRIVER_ATIHDMI_NS: | |
3108 | /* new ATI HDMI requires non-snoop */ | |
3109 | snoop = false; | |
3110 | break; | |
3111 | } | |
3112 | ||
3113 | if (snoop != chip->snoop) { | |
3114 | snd_printk(KERN_INFO SFX "Force to %s mode\n", | |
3115 | snoop ? "snoop" : "non-snoop"); | |
3116 | chip->snoop = snoop; | |
3117 | } | |
3118 | } | |
669ba27a | 3119 | |
1da177e4 LT |
3120 | /* |
3121 | * constructor | |
3122 | */ | |
a98f90fd | 3123 | static int __devinit azx_create(struct snd_card *card, struct pci_dev *pci, |
9477c58e | 3124 | int dev, unsigned int driver_caps, |
a98f90fd | 3125 | struct azx **rchip) |
1da177e4 | 3126 | { |
a98f90fd | 3127 | static struct snd_device_ops ops = { |
1da177e4 LT |
3128 | .dev_free = azx_dev_free, |
3129 | }; | |
a82d51ed TI |
3130 | struct azx *chip; |
3131 | int err; | |
1da177e4 LT |
3132 | |
3133 | *rchip = NULL; | |
bcd72003 | 3134 | |
927fc866 PM |
3135 | err = pci_enable_device(pci); |
3136 | if (err < 0) | |
1da177e4 LT |
3137 | return err; |
3138 | ||
e560d8d8 | 3139 | chip = kzalloc(sizeof(*chip), GFP_KERNEL); |
927fc866 | 3140 | if (!chip) { |
1da177e4 LT |
3141 | snd_printk(KERN_ERR SFX "cannot allocate chip\n"); |
3142 | pci_disable_device(pci); | |
3143 | return -ENOMEM; | |
3144 | } | |
3145 | ||
3146 | spin_lock_init(&chip->reg_lock); | |
62932df8 | 3147 | mutex_init(&chip->open_mutex); |
1da177e4 LT |
3148 | chip->card = card; |
3149 | chip->pci = pci; | |
3150 | chip->irq = -1; | |
9477c58e TI |
3151 | chip->driver_caps = driver_caps; |
3152 | chip->driver_type = driver_caps & 0xff; | |
4d8e22e0 | 3153 | check_msi(chip); |
555e219f | 3154 | chip->dev_index = dev; |
9ad593f6 | 3155 | INIT_WORK(&chip->irq_pending_work, azx_irq_pending_work); |
01b65bfb | 3156 | INIT_LIST_HEAD(&chip->pcm_list); |
65fcd41d | 3157 | INIT_LIST_HEAD(&chip->list); |
a82d51ed | 3158 | init_vga_switcheroo(chip); |
1da177e4 | 3159 | |
beaffc39 SG |
3160 | chip->position_fix[0] = chip->position_fix[1] = |
3161 | check_position_fix(chip, position_fix[dev]); | |
a6f2fd55 TI |
3162 | /* combo mode uses LPIB for playback */ |
3163 | if (chip->position_fix[0] == POS_FIX_COMBO) { | |
3164 | chip->position_fix[0] = POS_FIX_LPIB; | |
3165 | chip->position_fix[1] = POS_FIX_AUTO; | |
3166 | } | |
3167 | ||
5aba4f8e | 3168 | check_probe_mask(chip, dev); |
3372a153 | 3169 | |
27346166 | 3170 | chip->single_cmd = single_cmd; |
27fe48d9 | 3171 | chip->snoop = hda_snoop; |
a1585d76 | 3172 | azx_check_snoop_available(chip); |
c74db86b | 3173 | |
5c0d7bc1 TI |
3174 | if (bdl_pos_adj[dev] < 0) { |
3175 | switch (chip->driver_type) { | |
0c6341ac | 3176 | case AZX_DRIVER_ICH: |
32679f95 | 3177 | case AZX_DRIVER_PCH: |
0c6341ac | 3178 | bdl_pos_adj[dev] = 1; |
5c0d7bc1 TI |
3179 | break; |
3180 | default: | |
0c6341ac | 3181 | bdl_pos_adj[dev] = 32; |
5c0d7bc1 TI |
3182 | break; |
3183 | } | |
3184 | } | |
3185 | ||
a82d51ed TI |
3186 | if (check_hdmi_disabled(pci)) { |
3187 | snd_printk(KERN_INFO SFX "VGA controller for %s is disabled\n", | |
3188 | pci_name(pci)); | |
3189 | if (use_vga_switcheroo(chip)) { | |
3190 | snd_printk(KERN_INFO SFX "Delaying initialization\n"); | |
3191 | chip->disabled = true; | |
3192 | goto ok; | |
3193 | } | |
3194 | kfree(chip); | |
3195 | pci_disable_device(pci); | |
3196 | return -ENXIO; | |
3197 | } | |
3198 | ||
3199 | err = azx_first_init(chip); | |
3200 | if (err < 0) { | |
3201 | azx_free(chip); | |
3202 | return err; | |
3203 | } | |
3204 | ||
3205 | ok: | |
a82d51ed TI |
3206 | err = snd_device_new(card, SNDRV_DEV_LOWLEVEL, chip, &ops); |
3207 | if (err < 0) { | |
3208 | snd_printk(KERN_ERR SFX "Error creating device [card]!\n"); | |
3209 | azx_free(chip); | |
3210 | return err; | |
3211 | } | |
3212 | ||
3213 | *rchip = chip; | |
3214 | return 0; | |
3215 | } | |
3216 | ||
3217 | static int DELAYED_INIT_MARK azx_first_init(struct azx *chip) | |
3218 | { | |
3219 | int dev = chip->dev_index; | |
3220 | struct pci_dev *pci = chip->pci; | |
3221 | struct snd_card *card = chip->card; | |
3222 | int i, err; | |
3223 | unsigned short gcap; | |
3224 | ||
07e4ca50 TI |
3225 | #if BITS_PER_LONG != 64 |
3226 | /* Fix up base address on ULI M5461 */ | |
3227 | if (chip->driver_type == AZX_DRIVER_ULI) { | |
3228 | u16 tmp3; | |
3229 | pci_read_config_word(pci, 0x40, &tmp3); | |
3230 | pci_write_config_word(pci, 0x40, tmp3 | 0x10); | |
3231 | pci_write_config_dword(pci, PCI_BASE_ADDRESS_1, 0); | |
3232 | } | |
3233 | #endif | |
3234 | ||
927fc866 | 3235 | err = pci_request_regions(pci, "ICH HD audio"); |
a82d51ed | 3236 | if (err < 0) |
1da177e4 | 3237 | return err; |
a82d51ed | 3238 | chip->region_requested = 1; |
1da177e4 | 3239 | |
927fc866 | 3240 | chip->addr = pci_resource_start(pci, 0); |
2f5ad54e | 3241 | chip->remap_addr = pci_ioremap_bar(pci, 0); |
1da177e4 LT |
3242 | if (chip->remap_addr == NULL) { |
3243 | snd_printk(KERN_ERR SFX "ioremap error\n"); | |
a82d51ed | 3244 | return -ENXIO; |
1da177e4 LT |
3245 | } |
3246 | ||
68e7fffc TI |
3247 | if (chip->msi) |
3248 | if (pci_enable_msi(pci) < 0) | |
3249 | chip->msi = 0; | |
7376d013 | 3250 | |
a82d51ed TI |
3251 | if (azx_acquire_irq(chip, 0) < 0) |
3252 | return -EBUSY; | |
1da177e4 LT |
3253 | |
3254 | pci_set_master(pci); | |
3255 | synchronize_irq(chip->irq); | |
3256 | ||
bcd72003 | 3257 | gcap = azx_readw(chip, GCAP); |
4abc1cc2 | 3258 | snd_printdd(SFX "chipset global capabilities = 0x%x\n", gcap); |
bcd72003 | 3259 | |
dc4c2e6b | 3260 | /* disable SB600 64bit support for safety */ |
9477c58e | 3261 | if (chip->pci->vendor == PCI_VENDOR_ID_ATI) { |
dc4c2e6b AB |
3262 | struct pci_dev *p_smbus; |
3263 | p_smbus = pci_get_device(PCI_VENDOR_ID_ATI, | |
3264 | PCI_DEVICE_ID_ATI_SBX00_SMBUS, | |
3265 | NULL); | |
3266 | if (p_smbus) { | |
3267 | if (p_smbus->revision < 0x30) | |
3268 | gcap &= ~ICH6_GCAP_64OK; | |
3269 | pci_dev_put(p_smbus); | |
3270 | } | |
3271 | } | |
09240cf4 | 3272 | |
9477c58e TI |
3273 | /* disable 64bit DMA address on some devices */ |
3274 | if (chip->driver_caps & AZX_DCAPS_NO_64BIT) { | |
3275 | snd_printd(SFX "Disabling 64bit DMA\n"); | |
396087ea | 3276 | gcap &= ~ICH6_GCAP_64OK; |
9477c58e | 3277 | } |
396087ea | 3278 | |
2ae66c26 | 3279 | /* disable buffer size rounding to 128-byte multiples if supported */ |
7bfe059e TI |
3280 | if (align_buffer_size >= 0) |
3281 | chip->align_buffer_size = !!align_buffer_size; | |
3282 | else { | |
3283 | if (chip->driver_caps & AZX_DCAPS_BUFSIZE) | |
3284 | chip->align_buffer_size = 0; | |
3285 | else if (chip->driver_caps & AZX_DCAPS_ALIGN_BUFSIZE) | |
3286 | chip->align_buffer_size = 1; | |
3287 | else | |
3288 | chip->align_buffer_size = 1; | |
3289 | } | |
2ae66c26 | 3290 | |
cf7aaca8 | 3291 | /* allow 64bit DMA address if supported by H/W */ |
b21fadb9 | 3292 | if ((gcap & ICH6_GCAP_64OK) && !pci_set_dma_mask(pci, DMA_BIT_MASK(64))) |
e930438c | 3293 | pci_set_consistent_dma_mask(pci, DMA_BIT_MASK(64)); |
09240cf4 | 3294 | else { |
e930438c YH |
3295 | pci_set_dma_mask(pci, DMA_BIT_MASK(32)); |
3296 | pci_set_consistent_dma_mask(pci, DMA_BIT_MASK(32)); | |
09240cf4 | 3297 | } |
cf7aaca8 | 3298 | |
8b6ed8e7 TI |
3299 | /* read number of streams from GCAP register instead of using |
3300 | * hardcoded value | |
3301 | */ | |
3302 | chip->capture_streams = (gcap >> 8) & 0x0f; | |
3303 | chip->playback_streams = (gcap >> 12) & 0x0f; | |
3304 | if (!chip->playback_streams && !chip->capture_streams) { | |
bcd72003 TD |
3305 | /* gcap didn't give any info, switching to old method */ |
3306 | ||
3307 | switch (chip->driver_type) { | |
3308 | case AZX_DRIVER_ULI: | |
3309 | chip->playback_streams = ULI_NUM_PLAYBACK; | |
3310 | chip->capture_streams = ULI_NUM_CAPTURE; | |
bcd72003 TD |
3311 | break; |
3312 | case AZX_DRIVER_ATIHDMI: | |
1815b34a | 3313 | case AZX_DRIVER_ATIHDMI_NS: |
bcd72003 TD |
3314 | chip->playback_streams = ATIHDMI_NUM_PLAYBACK; |
3315 | chip->capture_streams = ATIHDMI_NUM_CAPTURE; | |
bcd72003 | 3316 | break; |
c4da29ca | 3317 | case AZX_DRIVER_GENERIC: |
bcd72003 TD |
3318 | default: |
3319 | chip->playback_streams = ICH6_NUM_PLAYBACK; | |
3320 | chip->capture_streams = ICH6_NUM_CAPTURE; | |
bcd72003 TD |
3321 | break; |
3322 | } | |
07e4ca50 | 3323 | } |
8b6ed8e7 TI |
3324 | chip->capture_index_offset = 0; |
3325 | chip->playback_index_offset = chip->capture_streams; | |
07e4ca50 | 3326 | chip->num_streams = chip->playback_streams + chip->capture_streams; |
d01ce99f TI |
3327 | chip->azx_dev = kcalloc(chip->num_streams, sizeof(*chip->azx_dev), |
3328 | GFP_KERNEL); | |
927fc866 | 3329 | if (!chip->azx_dev) { |
4abc1cc2 | 3330 | snd_printk(KERN_ERR SFX "cannot malloc azx_dev\n"); |
a82d51ed | 3331 | return -ENOMEM; |
07e4ca50 TI |
3332 | } |
3333 | ||
4ce107b9 TI |
3334 | for (i = 0; i < chip->num_streams; i++) { |
3335 | /* allocate memory for the BDL for each stream */ | |
3336 | err = snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV, | |
3337 | snd_dma_pci_data(chip->pci), | |
3338 | BDL_SIZE, &chip->azx_dev[i].bdl); | |
3339 | if (err < 0) { | |
3340 | snd_printk(KERN_ERR SFX "cannot allocate BDL\n"); | |
a82d51ed | 3341 | return -ENOMEM; |
4ce107b9 | 3342 | } |
27fe48d9 | 3343 | mark_pages_wc(chip, &chip->azx_dev[i].bdl, true); |
1da177e4 | 3344 | } |
0be3b5d3 | 3345 | /* allocate memory for the position buffer */ |
d01ce99f TI |
3346 | err = snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV, |
3347 | snd_dma_pci_data(chip->pci), | |
3348 | chip->num_streams * 8, &chip->posbuf); | |
3349 | if (err < 0) { | |
0be3b5d3 | 3350 | snd_printk(KERN_ERR SFX "cannot allocate posbuf\n"); |
a82d51ed | 3351 | return -ENOMEM; |
1da177e4 | 3352 | } |
27fe48d9 | 3353 | mark_pages_wc(chip, &chip->posbuf, true); |
1da177e4 | 3354 | /* allocate CORB/RIRB */ |
81740861 TI |
3355 | err = azx_alloc_cmd_io(chip); |
3356 | if (err < 0) | |
a82d51ed | 3357 | return err; |
1da177e4 LT |
3358 | |
3359 | /* initialize streams */ | |
3360 | azx_init_stream(chip); | |
3361 | ||
3362 | /* initialize chip */ | |
cb53c626 | 3363 | azx_init_pci(chip); |
10e77dda | 3364 | azx_init_chip(chip, (probe_only[dev] & 2) == 0); |
1da177e4 LT |
3365 | |
3366 | /* codec detection */ | |
927fc866 | 3367 | if (!chip->codec_mask) { |
1da177e4 | 3368 | snd_printk(KERN_ERR SFX "no codecs found!\n"); |
a82d51ed | 3369 | return -ENODEV; |
1da177e4 LT |
3370 | } |
3371 | ||
07e4ca50 | 3372 | strcpy(card->driver, "HDA-Intel"); |
18cb7109 TI |
3373 | strlcpy(card->shortname, driver_short_names[chip->driver_type], |
3374 | sizeof(card->shortname)); | |
3375 | snprintf(card->longname, sizeof(card->longname), | |
3376 | "%s at 0x%lx irq %i", | |
3377 | card->shortname, chip->addr, chip->irq); | |
07e4ca50 | 3378 | |
1da177e4 | 3379 | return 0; |
1da177e4 LT |
3380 | } |
3381 | ||
cb53c626 TI |
3382 | static void power_down_all_codecs(struct azx *chip) |
3383 | { | |
83012a7c | 3384 | #ifdef CONFIG_PM |
cb53c626 TI |
3385 | /* The codecs were powered up in snd_hda_codec_new(). |
3386 | * Now all initialization done, so turn them down if possible | |
3387 | */ | |
3388 | struct hda_codec *codec; | |
3389 | list_for_each_entry(codec, &chip->bus->codec_list, list) { | |
3390 | snd_hda_power_down(codec); | |
3391 | } | |
3392 | #endif | |
3393 | } | |
3394 | ||
97c6a3d1 | 3395 | #ifdef CONFIG_SND_HDA_PATCH_LOADER |
5cb543db TI |
3396 | /* callback from request_firmware_nowait() */ |
3397 | static void azx_firmware_cb(const struct firmware *fw, void *context) | |
3398 | { | |
3399 | struct snd_card *card = context; | |
3400 | struct azx *chip = card->private_data; | |
3401 | struct pci_dev *pci = chip->pci; | |
3402 | ||
3403 | if (!fw) { | |
3404 | snd_printk(KERN_ERR SFX "Cannot load firmware, aborting\n"); | |
3405 | goto error; | |
3406 | } | |
3407 | ||
3408 | chip->fw = fw; | |
3409 | if (!chip->disabled) { | |
3410 | /* continue probing */ | |
3411 | if (azx_probe_continue(chip)) | |
3412 | goto error; | |
3413 | } | |
3414 | return; /* OK */ | |
3415 | ||
3416 | error: | |
3417 | snd_card_free(card); | |
3418 | pci_set_drvdata(pci, NULL); | |
3419 | } | |
97c6a3d1 | 3420 | #endif |
5cb543db | 3421 | |
d01ce99f TI |
3422 | static int __devinit azx_probe(struct pci_dev *pci, |
3423 | const struct pci_device_id *pci_id) | |
1da177e4 | 3424 | { |
5aba4f8e | 3425 | static int dev; |
a98f90fd TI |
3426 | struct snd_card *card; |
3427 | struct azx *chip; | |
5cb543db | 3428 | bool probe_now; |
927fc866 | 3429 | int err; |
1da177e4 | 3430 | |
5aba4f8e TI |
3431 | if (dev >= SNDRV_CARDS) |
3432 | return -ENODEV; | |
3433 | if (!enable[dev]) { | |
3434 | dev++; | |
3435 | return -ENOENT; | |
3436 | } | |
3437 | ||
e58de7ba TI |
3438 | err = snd_card_create(index[dev], id[dev], THIS_MODULE, 0, &card); |
3439 | if (err < 0) { | |
1da177e4 | 3440 | snd_printk(KERN_ERR SFX "Error creating card!\n"); |
e58de7ba | 3441 | return err; |
1da177e4 LT |
3442 | } |
3443 | ||
4ea6fbc8 TI |
3444 | snd_card_set_dev(card, &pci->dev); |
3445 | ||
5aba4f8e | 3446 | err = azx_create(card, pci, dev, pci_id->driver_data, &chip); |
41dda0fd WF |
3447 | if (err < 0) |
3448 | goto out_free; | |
421a1252 | 3449 | card->private_data = chip; |
5cb543db | 3450 | probe_now = !chip->disabled; |
1da177e4 | 3451 | |
4918cdab TI |
3452 | #ifdef CONFIG_SND_HDA_PATCH_LOADER |
3453 | if (patch[dev] && *patch[dev]) { | |
3454 | snd_printk(KERN_ERR SFX "Applying patch firmware '%s'\n", | |
3455 | patch[dev]); | |
5cb543db TI |
3456 | err = request_firmware_nowait(THIS_MODULE, true, patch[dev], |
3457 | &pci->dev, GFP_KERNEL, card, | |
3458 | azx_firmware_cb); | |
4918cdab TI |
3459 | if (err < 0) |
3460 | goto out_free; | |
5cb543db | 3461 | probe_now = false; /* continued in azx_firmware_cb() */ |
4918cdab TI |
3462 | } |
3463 | #endif /* CONFIG_SND_HDA_PATCH_LOADER */ | |
3464 | ||
5cb543db | 3465 | if (probe_now) { |
a82d51ed TI |
3466 | err = azx_probe_continue(chip); |
3467 | if (err < 0) | |
3468 | goto out_free; | |
3469 | } | |
3470 | ||
3471 | pci_set_drvdata(pci, card); | |
3472 | ||
b8dfc462 ML |
3473 | if (pci_dev_run_wake(pci)) |
3474 | pm_runtime_put_noidle(&pci->dev); | |
3475 | ||
128960a9 TI |
3476 | err = register_vga_switcheroo(chip); |
3477 | if (err < 0) { | |
3478 | snd_printk(KERN_ERR SFX | |
3479 | "Error registering VGA-switcheroo client\n"); | |
3480 | goto out_free; | |
3481 | } | |
3482 | ||
a82d51ed TI |
3483 | dev++; |
3484 | return 0; | |
3485 | ||
3486 | out_free: | |
3487 | snd_card_free(card); | |
3488 | return err; | |
3489 | } | |
3490 | ||
3491 | static int DELAYED_INIT_MARK azx_probe_continue(struct azx *chip) | |
3492 | { | |
3493 | int dev = chip->dev_index; | |
3494 | int err; | |
3495 | ||
2dca0bba JK |
3496 | #ifdef CONFIG_SND_HDA_INPUT_BEEP |
3497 | chip->beep_mode = beep_mode[dev]; | |
3498 | #endif | |
3499 | ||
1da177e4 | 3500 | /* create codec instances */ |
a1e21c90 | 3501 | err = azx_codec_create(chip, model[dev]); |
41dda0fd WF |
3502 | if (err < 0) |
3503 | goto out_free; | |
4ea6fbc8 | 3504 | #ifdef CONFIG_SND_HDA_PATCH_LOADER |
4918cdab TI |
3505 | if (chip->fw) { |
3506 | err = snd_hda_load_patch(chip->bus, chip->fw->size, | |
3507 | chip->fw->data); | |
4ea6fbc8 TI |
3508 | if (err < 0) |
3509 | goto out_free; | |
e39ae856 | 3510 | #ifndef CONFIG_PM |
4918cdab TI |
3511 | release_firmware(chip->fw); /* no longer needed */ |
3512 | chip->fw = NULL; | |
e39ae856 | 3513 | #endif |
4ea6fbc8 TI |
3514 | } |
3515 | #endif | |
10e77dda | 3516 | if ((probe_only[dev] & 1) == 0) { |
a1e21c90 TI |
3517 | err = azx_codec_configure(chip); |
3518 | if (err < 0) | |
3519 | goto out_free; | |
3520 | } | |
1da177e4 LT |
3521 | |
3522 | /* create PCM streams */ | |
176d5335 | 3523 | err = snd_hda_build_pcms(chip->bus); |
41dda0fd WF |
3524 | if (err < 0) |
3525 | goto out_free; | |
1da177e4 LT |
3526 | |
3527 | /* create mixer controls */ | |
d01ce99f | 3528 | err = azx_mixer_create(chip); |
41dda0fd WF |
3529 | if (err < 0) |
3530 | goto out_free; | |
1da177e4 | 3531 | |
a82d51ed | 3532 | err = snd_card_register(chip->card); |
41dda0fd WF |
3533 | if (err < 0) |
3534 | goto out_free; | |
1da177e4 | 3535 | |
cb53c626 TI |
3536 | chip->running = 1; |
3537 | power_down_all_codecs(chip); | |
0cbf0098 | 3538 | azx_notifier_register(chip); |
65fcd41d | 3539 | azx_add_card_list(chip); |
1da177e4 | 3540 | |
9121947d TI |
3541 | return 0; |
3542 | ||
41dda0fd | 3543 | out_free: |
a82d51ed | 3544 | chip->init_failed = 1; |
41dda0fd | 3545 | return err; |
1da177e4 LT |
3546 | } |
3547 | ||
3548 | static void __devexit azx_remove(struct pci_dev *pci) | |
3549 | { | |
9121947d | 3550 | struct snd_card *card = pci_get_drvdata(pci); |
b8dfc462 ML |
3551 | |
3552 | if (pci_dev_run_wake(pci)) | |
3553 | pm_runtime_get_noresume(&pci->dev); | |
3554 | ||
9121947d TI |
3555 | if (card) |
3556 | snd_card_free(card); | |
1da177e4 LT |
3557 | pci_set_drvdata(pci, NULL); |
3558 | } | |
3559 | ||
3560 | /* PCI IDs */ | |
cebe41d4 | 3561 | static DEFINE_PCI_DEVICE_TABLE(azx_ids) = { |
d2f2fcd2 | 3562 | /* CPT */ |
9477c58e | 3563 | { PCI_DEVICE(0x8086, 0x1c20), |
2ea3c6a2 | 3564 | .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH }, |
cea310e8 | 3565 | /* PBG */ |
9477c58e | 3566 | { PCI_DEVICE(0x8086, 0x1d20), |
2ea3c6a2 | 3567 | .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH }, |
d2edeb7c | 3568 | /* Panther Point */ |
9477c58e | 3569 | { PCI_DEVICE(0x8086, 0x1e20), |
2ea3c6a2 | 3570 | .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH }, |
8bc039a1 SH |
3571 | /* Lynx Point */ |
3572 | { PCI_DEVICE(0x8086, 0x8c20), | |
2ea3c6a2 | 3573 | .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH }, |
144dad99 JR |
3574 | /* Lynx Point-LP */ |
3575 | { PCI_DEVICE(0x8086, 0x9c20), | |
2ea3c6a2 | 3576 | .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH }, |
144dad99 JR |
3577 | /* Lynx Point-LP */ |
3578 | { PCI_DEVICE(0x8086, 0x9c21), | |
2ea3c6a2 | 3579 | .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH }, |
e926f2c8 WX |
3580 | /* Haswell */ |
3581 | { PCI_DEVICE(0x8086, 0x0c0c), | |
2ea3c6a2 | 3582 | .driver_data = AZX_DRIVER_SCH | AZX_DCAPS_INTEL_PCH }, |
d279fae8 | 3583 | { PCI_DEVICE(0x8086, 0x0d0c), |
2ea3c6a2 | 3584 | .driver_data = AZX_DRIVER_SCH | AZX_DCAPS_INTEL_PCH }, |
99df18b3 PLB |
3585 | /* 5 Series/3400 */ |
3586 | { PCI_DEVICE(0x8086, 0x3b56), | |
2ea3c6a2 | 3587 | .driver_data = AZX_DRIVER_SCH | AZX_DCAPS_INTEL_PCH }, |
87218e9c | 3588 | /* SCH */ |
9477c58e | 3589 | { PCI_DEVICE(0x8086, 0x811b), |
2ae66c26 | 3590 | .driver_data = AZX_DRIVER_SCH | AZX_DCAPS_SCH_SNOOP | |
645e9035 | 3591 | AZX_DCAPS_BUFSIZE | AZX_DCAPS_POSFIX_LPIB }, /* Poulsbo */ |
09904b95 LP |
3592 | { PCI_DEVICE(0x8086, 0x080a), |
3593 | .driver_data = AZX_DRIVER_SCH | AZX_DCAPS_SCH_SNOOP | | |
716e5db4 | 3594 | AZX_DCAPS_BUFSIZE | AZX_DCAPS_POSFIX_LPIB }, /* Oaktrail */ |
645e9035 | 3595 | /* ICH */ |
8b0bd226 | 3596 | { PCI_DEVICE(0x8086, 0x2668), |
2ae66c26 PLB |
3597 | .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC | |
3598 | AZX_DCAPS_BUFSIZE }, /* ICH6 */ | |
8b0bd226 | 3599 | { PCI_DEVICE(0x8086, 0x27d8), |
2ae66c26 PLB |
3600 | .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC | |
3601 | AZX_DCAPS_BUFSIZE }, /* ICH7 */ | |
8b0bd226 | 3602 | { PCI_DEVICE(0x8086, 0x269a), |
2ae66c26 PLB |
3603 | .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC | |
3604 | AZX_DCAPS_BUFSIZE }, /* ESB2 */ | |
8b0bd226 | 3605 | { PCI_DEVICE(0x8086, 0x284b), |
2ae66c26 PLB |
3606 | .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC | |
3607 | AZX_DCAPS_BUFSIZE }, /* ICH8 */ | |
8b0bd226 | 3608 | { PCI_DEVICE(0x8086, 0x293e), |
2ae66c26 PLB |
3609 | .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC | |
3610 | AZX_DCAPS_BUFSIZE }, /* ICH9 */ | |
8b0bd226 | 3611 | { PCI_DEVICE(0x8086, 0x293f), |
2ae66c26 PLB |
3612 | .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC | |
3613 | AZX_DCAPS_BUFSIZE }, /* ICH9 */ | |
8b0bd226 | 3614 | { PCI_DEVICE(0x8086, 0x3a3e), |
2ae66c26 PLB |
3615 | .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC | |
3616 | AZX_DCAPS_BUFSIZE }, /* ICH10 */ | |
8b0bd226 | 3617 | { PCI_DEVICE(0x8086, 0x3a6e), |
2ae66c26 PLB |
3618 | .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC | |
3619 | AZX_DCAPS_BUFSIZE }, /* ICH10 */ | |
b6864535 TI |
3620 | /* Generic Intel */ |
3621 | { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_ANY_ID), | |
3622 | .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8, | |
3623 | .class_mask = 0xffffff, | |
2ae66c26 | 3624 | .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_BUFSIZE }, |
9477c58e TI |
3625 | /* ATI SB 450/600/700/800/900 */ |
3626 | { PCI_DEVICE(0x1002, 0x437b), | |
3627 | .driver_data = AZX_DRIVER_ATI | AZX_DCAPS_PRESET_ATI_SB }, | |
3628 | { PCI_DEVICE(0x1002, 0x4383), | |
3629 | .driver_data = AZX_DRIVER_ATI | AZX_DCAPS_PRESET_ATI_SB }, | |
3630 | /* AMD Hudson */ | |
3631 | { PCI_DEVICE(0x1022, 0x780d), | |
3632 | .driver_data = AZX_DRIVER_GENERIC | AZX_DCAPS_PRESET_ATI_SB }, | |
87218e9c | 3633 | /* ATI HDMI */ |
9477c58e TI |
3634 | { PCI_DEVICE(0x1002, 0x793b), |
3635 | .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, | |
3636 | { PCI_DEVICE(0x1002, 0x7919), | |
3637 | .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, | |
3638 | { PCI_DEVICE(0x1002, 0x960f), | |
3639 | .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, | |
3640 | { PCI_DEVICE(0x1002, 0x970f), | |
3641 | .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, | |
3642 | { PCI_DEVICE(0x1002, 0xaa00), | |
3643 | .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, | |
3644 | { PCI_DEVICE(0x1002, 0xaa08), | |
3645 | .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, | |
3646 | { PCI_DEVICE(0x1002, 0xaa10), | |
3647 | .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, | |
3648 | { PCI_DEVICE(0x1002, 0xaa18), | |
3649 | .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, | |
3650 | { PCI_DEVICE(0x1002, 0xaa20), | |
3651 | .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, | |
3652 | { PCI_DEVICE(0x1002, 0xaa28), | |
3653 | .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, | |
3654 | { PCI_DEVICE(0x1002, 0xaa30), | |
3655 | .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, | |
3656 | { PCI_DEVICE(0x1002, 0xaa38), | |
3657 | .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, | |
3658 | { PCI_DEVICE(0x1002, 0xaa40), | |
3659 | .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, | |
3660 | { PCI_DEVICE(0x1002, 0xaa48), | |
3661 | .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI }, | |
1815b34a AX |
3662 | { PCI_DEVICE(0x1002, 0x9902), |
3663 | .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI }, | |
3664 | { PCI_DEVICE(0x1002, 0xaaa0), | |
3665 | .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI }, | |
3666 | { PCI_DEVICE(0x1002, 0xaaa8), | |
3667 | .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI }, | |
3668 | { PCI_DEVICE(0x1002, 0xaab0), | |
3669 | .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI }, | |
87218e9c | 3670 | /* VIA VT8251/VT8237A */ |
9477c58e TI |
3671 | { PCI_DEVICE(0x1106, 0x3288), |
3672 | .driver_data = AZX_DRIVER_VIA | AZX_DCAPS_POSFIX_VIA }, | |
754fdff8 AL |
3673 | /* VIA GFX VT7122/VX900 */ |
3674 | { PCI_DEVICE(0x1106, 0x9170), .driver_data = AZX_DRIVER_GENERIC }, | |
3675 | /* VIA GFX VT6122/VX11 */ | |
3676 | { PCI_DEVICE(0x1106, 0x9140), .driver_data = AZX_DRIVER_GENERIC }, | |
87218e9c TI |
3677 | /* SIS966 */ |
3678 | { PCI_DEVICE(0x1039, 0x7502), .driver_data = AZX_DRIVER_SIS }, | |
3679 | /* ULI M5461 */ | |
3680 | { PCI_DEVICE(0x10b9, 0x5461), .driver_data = AZX_DRIVER_ULI }, | |
3681 | /* NVIDIA MCP */ | |
0c2fd1bf TI |
3682 | { PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_ANY_ID), |
3683 | .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8, | |
3684 | .class_mask = 0xffffff, | |
9477c58e | 3685 | .driver_data = AZX_DRIVER_NVIDIA | AZX_DCAPS_PRESET_NVIDIA }, |
f269002e | 3686 | /* Teradici */ |
9477c58e TI |
3687 | { PCI_DEVICE(0x6549, 0x1200), |
3688 | .driver_data = AZX_DRIVER_TERA | AZX_DCAPS_NO_64BIT }, | |
f0b3da98 LD |
3689 | { PCI_DEVICE(0x6549, 0x2200), |
3690 | .driver_data = AZX_DRIVER_TERA | AZX_DCAPS_NO_64BIT }, | |
4e01f54b | 3691 | /* Creative X-Fi (CA0110-IBG) */ |
f2a8ecaf TI |
3692 | /* CTHDA chips */ |
3693 | { PCI_DEVICE(0x1102, 0x0010), | |
3694 | .driver_data = AZX_DRIVER_CTHDA | AZX_DCAPS_PRESET_CTHDA }, | |
3695 | { PCI_DEVICE(0x1102, 0x0012), | |
3696 | .driver_data = AZX_DRIVER_CTHDA | AZX_DCAPS_PRESET_CTHDA }, | |
313f6e2d TI |
3697 | #if !defined(CONFIG_SND_CTXFI) && !defined(CONFIG_SND_CTXFI_MODULE) |
3698 | /* the following entry conflicts with snd-ctxfi driver, | |
3699 | * as ctxfi driver mutates from HD-audio to native mode with | |
3700 | * a special command sequence. | |
3701 | */ | |
4e01f54b TI |
3702 | { PCI_DEVICE(PCI_VENDOR_ID_CREATIVE, PCI_ANY_ID), |
3703 | .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8, | |
3704 | .class_mask = 0xffffff, | |
9477c58e | 3705 | .driver_data = AZX_DRIVER_CTX | AZX_DCAPS_CTX_WORKAROUND | |
69f9ba9b | 3706 | AZX_DCAPS_RIRB_PRE_DELAY | AZX_DCAPS_POSFIX_LPIB }, |
313f6e2d TI |
3707 | #else |
3708 | /* this entry seems still valid -- i.e. without emu20kx chip */ | |
9477c58e TI |
3709 | { PCI_DEVICE(0x1102, 0x0009), |
3710 | .driver_data = AZX_DRIVER_CTX | AZX_DCAPS_CTX_WORKAROUND | | |
69f9ba9b | 3711 | AZX_DCAPS_RIRB_PRE_DELAY | AZX_DCAPS_POSFIX_LPIB }, |
313f6e2d | 3712 | #endif |
e35d4b11 OS |
3713 | /* Vortex86MX */ |
3714 | { PCI_DEVICE(0x17f3, 0x3010), .driver_data = AZX_DRIVER_GENERIC }, | |
0f0714c5 BB |
3715 | /* VMware HDAudio */ |
3716 | { PCI_DEVICE(0x15ad, 0x1977), .driver_data = AZX_DRIVER_GENERIC }, | |
9176b672 | 3717 | /* AMD/ATI Generic, PCI class code and Vendor ID for HD Audio */ |
c4da29ca YL |
3718 | { PCI_DEVICE(PCI_VENDOR_ID_ATI, PCI_ANY_ID), |
3719 | .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8, | |
3720 | .class_mask = 0xffffff, | |
9477c58e | 3721 | .driver_data = AZX_DRIVER_GENERIC | AZX_DCAPS_PRESET_ATI_HDMI }, |
9176b672 AB |
3722 | { PCI_DEVICE(PCI_VENDOR_ID_AMD, PCI_ANY_ID), |
3723 | .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8, | |
3724 | .class_mask = 0xffffff, | |
9477c58e | 3725 | .driver_data = AZX_DRIVER_GENERIC | AZX_DCAPS_PRESET_ATI_HDMI }, |
1da177e4 LT |
3726 | { 0, } |
3727 | }; | |
3728 | MODULE_DEVICE_TABLE(pci, azx_ids); | |
3729 | ||
3730 | /* pci_driver definition */ | |
e9f66d9b | 3731 | static struct pci_driver azx_driver = { |
3733e424 | 3732 | .name = KBUILD_MODNAME, |
1da177e4 LT |
3733 | .id_table = azx_ids, |
3734 | .probe = azx_probe, | |
3735 | .remove = __devexit_p(azx_remove), | |
68cb2b55 TI |
3736 | .driver = { |
3737 | .pm = AZX_PM_OPS, | |
3738 | }, | |
1da177e4 LT |
3739 | }; |
3740 | ||
e9f66d9b | 3741 | module_pci_driver(azx_driver); |