]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - sound/pci/hda/hda_intel.c
projects / mirror_ubuntu-artful-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ALSA: hda - Add stereo-dmic fixup for Acer Aspire One 522
[mirror_ubuntu-artful-kernel.git] / sound / pci / hda / hda_intel.c
CommitLineData
1da177e4
LT		 1/*
2 *
d01ce99f
TI		 3 * hda_intel.c - Implementation of primary alsa driver code base
4 * for Intel HD Audio.
1da177e4
LT		 5 *
6 * Copyright(c) 2004 Intel Corporation. All rights reserved.
7 *
8 * Copyright (c) 2004 Takashi Iwai <tiwai@suse.de>
9 * PeiSen Hou <pshou@realtek.com.tw>
10 *
11 * This program is free software; you can redistribute it and/or modify it
12 * under the terms of the GNU General Public License as published by the Free
13 * Software Foundation; either version 2 of the License, or (at your option)
14 * any later version.
15 *
16 * This program is distributed in the hope that it will be useful, but WITHOUT
17 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
18 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
19 * more details.
20 *
21 * You should have received a copy of the GNU General Public License along with
22 * this program; if not, write to the Free Software Foundation, Inc., 59
23 * Temple Place - Suite 330, Boston, MA 02111-1307, USA.
24 *
25 * CONTACTS:
26 *
27 * Matt Jared matt.jared@intel.com
28 * Andy Kopp andy.kopp@intel.com
29 * Dan Kogan dan.d.kogan@intel.com
30 *
31 * CHANGES:
32 *
33 * 2004.12.01 Major rewrite by tiwai, merged the work of pshou
34 *
35 */
36
1da177e4
LT		 37#include <linux/delay.h>
38#include <linux/interrupt.h>
362775e2 39#include <linux/kernel.h>
1da177e4 40#include <linux/module.h>
24982c5f 41#include <linux/dma-mapping.h>
1da177e4
LT		 42#include <linux/moduleparam.h>
43#include <linux/init.h>
44#include <linux/slab.h>
45#include <linux/pci.h>
62932df8 46#include <linux/mutex.h>
0cbf0098 47#include <linux/reboot.h>
27fe48d9 48#include <linux/io.h>
b8dfc462 49#include <linux/pm_runtime.h>
5d890f59
PLB		 50#include <linux/clocksource.h>
51#include <linux/time.h>
f4c482a4 52#include <linux/completion.h>
5d890f59 53
27fe48d9
TI		 54#ifdef CONFIG_X86
55/* for snoop control */
56#include <asm/pgtable.h>
57#include <asm/cacheflush.h>
58#endif
1da177e4
LT		 59#include <sound/core.h>
60#include <sound/initval.h>
9121947d 61#include <linux/vgaarb.h>
a82d51ed 62#include <linux/vga_switcheroo.h>
4918cdab 63#include <linux/firmware.h>
1da177e4
LT		 64#include "hda_codec.h"
65
66
5aba4f8e
TI		 67static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX;
68static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR;
a67ff6a5 69static bool enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP;
5aba4f8e 70static char *model[SNDRV_CARDS];
1dac6695 71static int position_fix[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};
5c0d7bc1 72static int bdl_pos_adj[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};
5aba4f8e 73static int probe_mask[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};
d4d9cd03 74static int probe_only[SNDRV_CARDS];
26a6cb6c 75static int jackpoll_ms[SNDRV_CARDS];
a67ff6a5 76static bool single_cmd;
71623855 77static int enable_msi = -1;
4ea6fbc8
TI		 78#ifdef CONFIG_SND_HDA_PATCH_LOADER
79static char *patch[SNDRV_CARDS];
80#endif
2dca0bba 81#ifdef CONFIG_SND_HDA_INPUT_BEEP
0920c9b4 82static bool beep_mode[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] =
2dca0bba
JK		 83 CONFIG_SND_HDA_INPUT_BEEP_MODE};
84#endif
1da177e4 85
5aba4f8e 86module_param_array(index, int, NULL, 0444);
1da177e4 87MODULE_PARM_DESC(index, "Index value for Intel HD audio interface.");
5aba4f8e 88module_param_array(id, charp, NULL, 0444);
1da177e4 89MODULE_PARM_DESC(id, "ID string for Intel HD audio interface.");
5aba4f8e
TI		 90module_param_array(enable, bool, NULL, 0444);
91MODULE_PARM_DESC(enable, "Enable Intel HD audio interface.");
92module_param_array(model, charp, NULL, 0444);
1da177e4 93MODULE_PARM_DESC(model, "Use the given board model.");
5aba4f8e 94module_param_array(position_fix, int, NULL, 0444);
4cb36310 95MODULE_PARM_DESC(position_fix, "DMA pointer read method."
1dac6695 96 "(-1 = system default, 0 = auto, 1 = LPIB, 2 = POSBUF, 3 = VIACOMBO, 4 = COMBO).");
555e219f
TI		 97module_param_array(bdl_pos_adj, int, NULL, 0644);
98MODULE_PARM_DESC(bdl_pos_adj, "BDL position adjustment offset.");
5aba4f8e 99module_param_array(probe_mask, int, NULL, 0444);
606ad75f 100MODULE_PARM_DESC(probe_mask, "Bitmask to probe codecs (default = -1).");
079e683e 101module_param_array(probe_only, int, NULL, 0444);
d4d9cd03 102MODULE_PARM_DESC(probe_only, "Only probing and no codec initialization.");
26a6cb6c
DH		 103module_param_array(jackpoll_ms, int, NULL, 0444);
104MODULE_PARM_DESC(jackpoll_ms, "Ms between polling for jack events (default = 0, using unsol events only)");
27346166 105module_param(single_cmd, bool, 0444);
d01ce99f
TI		 106MODULE_PARM_DESC(single_cmd, "Use single command to communicate with codecs "
107 "(for debugging only).");
ac9ef6cf 108module_param(enable_msi, bint, 0444);
134a11f0 109MODULE_PARM_DESC(enable_msi, "Enable Message Signaled Interrupt (MSI)");
4ea6fbc8
TI		 110#ifdef CONFIG_SND_HDA_PATCH_LOADER
111module_param_array(patch, charp, NULL, 0444);
112MODULE_PARM_DESC(patch, "Patch file for Intel HD audio interface.");
113#endif
2dca0bba 114#ifdef CONFIG_SND_HDA_INPUT_BEEP
0920c9b4 115module_param_array(beep_mode, bool, NULL, 0444);
2dca0bba 116MODULE_PARM_DESC(beep_mode, "Select HDA Beep registration mode "
0920c9b4 117 "(0=off, 1=on) (default=1).");
2dca0bba 118#endif
606ad75f 119
83012a7c 120#ifdef CONFIG_PM
65fcd41d
TI		 121static int param_set_xint(const char *val, const struct kernel_param *kp);
122static struct kernel_param_ops param_ops_xint = {
123 .set = param_set_xint,
124 .get = param_get_int,
125};
126#define param_check_xint param_check_int
127
fee2fba3 128static int power_save = CONFIG_SND_HDA_POWER_SAVE_DEFAULT;
65fcd41d 129module_param(power_save, xint, 0644);
fee2fba3
TI		 130MODULE_PARM_DESC(power_save, "Automatic power-saving timeout "
131 "(in second, 0 = disable).");
1da177e4 132
dee1b66c
TI		 133/* reset the HD-audio controller in power save mode.
134 * this may give more power-saving, but will take longer time to
135 * wake up.
136 */
a67ff6a5 137static bool power_save_controller = 1;
dee1b66c
TI		 138module_param(power_save_controller, bool, 0644);
139MODULE_PARM_DESC(power_save_controller, "Reset controller in power save mode.");
83012a7c 140#endif /* CONFIG_PM */
dee1b66c 141
7bfe059e
TI		 142static int align_buffer_size = -1;
143module_param(align_buffer_size, bint, 0644);
2ae66c26
PLB		 144MODULE_PARM_DESC(align_buffer_size,
145 "Force buffer and period sizes to be multiple of 128 bytes.");
146
27fe48d9
TI		 147#ifdef CONFIG_X86
148static bool hda_snoop = true;
149module_param_named(snoop, hda_snoop, bool, 0444);
150MODULE_PARM_DESC(snoop, "Enable/disable snooping");
151#define azx_snoop(chip) (chip)->snoop
152#else
153#define hda_snoop true
154#define azx_snoop(chip) true
155#endif
156
157
1da177e4
LT		 158MODULE_LICENSE("GPL");
159MODULE_SUPPORTED_DEVICE("{{Intel, ICH6},"
160 "{Intel, ICH6M},"
2f1b3818 161 "{Intel, ICH7},"
f5d40b30 162 "{Intel, ESB2},"
d2981393 163 "{Intel, ICH8},"
f9cc8a8b 164 "{Intel, ICH9},"
c34f5a04 165 "{Intel, ICH10},"
b29c2360 166 "{Intel, PCH},"
d2f2fcd2 167 "{Intel, CPT},"
d2edeb7c 168 "{Intel, PPT},"
8bc039a1 169 "{Intel, LPT},"
144dad99 170 "{Intel, LPT_LP},"
e926f2c8 171 "{Intel, HPT},"
cea310e8 172 "{Intel, PBG},"
4979bca9 173 "{Intel, SCH},"
fc20a562 174 "{ATI, SB450},"
89be83f8 175 "{ATI, SB600},"
778b6e1b 176 "{ATI, RS600},"
5b15c95f 177 "{ATI, RS690},"
e6db1119
WL		 178 "{ATI, RS780},"
179 "{ATI, R600},"
2797f724
HRK		 180 "{ATI, RV630},"
181 "{ATI, RV610},"
27da1834
WL		 182 "{ATI, RV670},"
183 "{ATI, RV635},"
184 "{ATI, RV620},"
185 "{ATI, RV770},"
fc20a562 186 "{VIA, VT8251},"
47672310 187 "{VIA, VT8237A},"
07e4ca50
TI		 188 "{SiS, SIS966},"
189 "{ULI, M5461}}");
1da177e4
LT		 190MODULE_DESCRIPTION("Intel HDA driver");
191
4abc1cc2
TI		 192#ifdef CONFIG_SND_VERBOSE_PRINTK
193#define SFX /* nop */
194#else
445a51b3 195#define SFX "hda-intel "
4abc1cc2 196#endif
cb53c626 197
a82d51ed
TI		 198#if defined(CONFIG_PM) && defined(CONFIG_VGA_SWITCHEROO)
199#ifdef CONFIG_SND_HDA_CODEC_HDMI
200#define SUPPORT_VGA_SWITCHEROO
201#endif
202#endif
203
204
1da177e4
LT		 205/*
206 * registers
207 */
208#define ICH6_REG_GCAP 0x00
b21fadb9
TI		 209#define ICH6_GCAP_64OK (1 << 0) /* 64bit address support */
210#define ICH6_GCAP_NSDO (3 << 1) /* # of serial data out signals */
211#define ICH6_GCAP_BSS (31 << 3) /* # of bidirectional streams */
212#define ICH6_GCAP_ISS (15 << 8) /* # of input streams */
213#define ICH6_GCAP_OSS (15 << 12) /* # of output streams */
1da177e4
LT		 214#define ICH6_REG_VMIN 0x02
215#define ICH6_REG_VMAJ 0x03
216#define ICH6_REG_OUTPAY 0x04
217#define ICH6_REG_INPAY 0x06
218#define ICH6_REG_GCTL 0x08
8a933ece 219#define ICH6_GCTL_RESET (1 << 0) /* controller reset */
b21fadb9
TI		 220#define ICH6_GCTL_FCNTRL (1 << 1) /* flush control */
221#define ICH6_GCTL_UNSOL (1 << 8) /* accept unsol. response enable */
1da177e4
LT		 222#define ICH6_REG_WAKEEN 0x0c
223#define ICH6_REG_STATESTS 0x0e
224#define ICH6_REG_GSTS 0x10
b21fadb9 225#define ICH6_GSTS_FSTS (1 << 1) /* flush status */
1da177e4
LT		 226#define ICH6_REG_INTCTL 0x20
227#define ICH6_REG_INTSTS 0x24
e5463720 228#define ICH6_REG_WALLCLK 0x30 /* 24Mhz source */
8b0bd226
TI		 229#define ICH6_REG_OLD_SSYNC 0x34 /* SSYNC for old ICH */
230#define ICH6_REG_SSYNC 0x38
1da177e4
LT		 231#define ICH6_REG_CORBLBASE 0x40
232#define ICH6_REG_CORBUBASE 0x44
233#define ICH6_REG_CORBWP 0x48
b21fadb9
TI		 234#define ICH6_REG_CORBRP 0x4a
235#define ICH6_CORBRP_RST (1 << 15) /* read pointer reset */
1da177e4 236#define ICH6_REG_CORBCTL 0x4c
b21fadb9
TI		 237#define ICH6_CORBCTL_RUN (1 << 1) /* enable DMA */
238#define ICH6_CORBCTL_CMEIE (1 << 0) /* enable memory error irq */
1da177e4 239#define ICH6_REG_CORBSTS 0x4d
b21fadb9 240#define ICH6_CORBSTS_CMEI (1 << 0) /* memory error indication */
1da177e4
LT		 241#define ICH6_REG_CORBSIZE 0x4e
242
243#define ICH6_REG_RIRBLBASE 0x50
244#define ICH6_REG_RIRBUBASE 0x54
245#define ICH6_REG_RIRBWP 0x58
b21fadb9 246#define ICH6_RIRBWP_RST (1 << 15) /* write pointer reset */
1da177e4
LT		 247#define ICH6_REG_RINTCNT 0x5a
248#define ICH6_REG_RIRBCTL 0x5c
b21fadb9
TI		 249#define ICH6_RBCTL_IRQ_EN (1 << 0) /* enable IRQ */
250#define ICH6_RBCTL_DMA_EN (1 << 1) /* enable DMA */
251#define ICH6_RBCTL_OVERRUN_EN (1 << 2) /* enable overrun irq */
1da177e4 252#define ICH6_REG_RIRBSTS 0x5d
b21fadb9
TI		 253#define ICH6_RBSTS_IRQ (1 << 0) /* response irq */
254#define ICH6_RBSTS_OVERRUN (1 << 2) /* overrun irq */
1da177e4
LT		 255#define ICH6_REG_RIRBSIZE 0x5e
256
257#define ICH6_REG_IC 0x60
258#define ICH6_REG_IR 0x64
259#define ICH6_REG_IRS 0x68
260#define ICH6_IRS_VALID (1<<1)
261#define ICH6_IRS_BUSY (1<<0)
262
263#define ICH6_REG_DPLBASE 0x70
264#define ICH6_REG_DPUBASE 0x74
265#define ICH6_DPLBASE_ENABLE 0x1 /* Enable position buffer */
266
267/* SD offset: SDI0=0x80, SDI1=0xa0, ... SDO3=0x160 */
268enum { SDI0, SDI1, SDI2, SDI3, SDO0, SDO1, SDO2, SDO3 };
269
270/* stream register offsets from stream base */
271#define ICH6_REG_SD_CTL 0x00
272#define ICH6_REG_SD_STS 0x03
273#define ICH6_REG_SD_LPIB 0x04
274#define ICH6_REG_SD_CBL 0x08
275#define ICH6_REG_SD_LVI 0x0c
276#define ICH6_REG_SD_FIFOW 0x0e
277#define ICH6_REG_SD_FIFOSIZE 0x10
278#define ICH6_REG_SD_FORMAT 0x12
279#define ICH6_REG_SD_BDLPL 0x18
280#define ICH6_REG_SD_BDLPU 0x1c
281
282/* PCI space */
283#define ICH6_PCIREG_TCSEL 0x44
284
285/*
286 * other constants
287 */
288
289/* max number of SDs */
07e4ca50 290/* ICH, ATI and VIA have 4 playback and 4 capture */
07e4ca50 291#define ICH6_NUM_CAPTURE 4
07e4ca50
TI		 292#define ICH6_NUM_PLAYBACK 4
293
294/* ULI has 6 playback and 5 capture */
07e4ca50 295#define ULI_NUM_CAPTURE 5
07e4ca50
TI		 296#define ULI_NUM_PLAYBACK 6
297
778b6e1b 298/* ATI HDMI has 1 playback and 0 capture */
778b6e1b 299#define ATIHDMI_NUM_CAPTURE 0
778b6e1b
FK		 300#define ATIHDMI_NUM_PLAYBACK 1
301
f269002e
KY		 302/* TERA has 4 playback and 3 capture */
303#define TERA_NUM_CAPTURE 3
304#define TERA_NUM_PLAYBACK 4
305
07e4ca50
TI		 306/* this number is statically defined for simplicity */
307#define MAX_AZX_DEV 16
308
1da177e4 309/* max number of fragments - we may use more if allocating more pages for BDL */
4ce107b9
TI		 310#define BDL_SIZE 4096
311#define AZX_MAX_BDL_ENTRIES (BDL_SIZE / 16)
312#define AZX_MAX_FRAG 32
1da177e4
LT		 313/* max buffer size - no h/w limit, you can increase as you like */
314#define AZX_MAX_BUF_SIZE (1024*1024*1024)
1da177e4
LT		 315
316/* RIRB int mask: overrun[2], response[0] */
317#define RIRB_INT_RESPONSE 0x01
318#define RIRB_INT_OVERRUN 0x04
319#define RIRB_INT_MASK 0x05
320
2f5983f2 321/* STATESTS int mask: S3,SD2,SD1,SD0 */
7445dfc1
WN		 322#define AZX_MAX_CODECS 8
323#define AZX_DEFAULT_CODECS 4
deadff16 324#define STATESTS_INT_MASK ((1 << AZX_MAX_CODECS) - 1)
1da177e4
LT		 325
326/* SD_CTL bits */
327#define SD_CTL_STREAM_RESET 0x01 /* stream reset bit */
328#define SD_CTL_DMA_START 0x02 /* stream DMA start bit */
850f0e52
TI		 329#define SD_CTL_STRIPE (3 << 16) /* stripe control */
330#define SD_CTL_TRAFFIC_PRIO (1 << 18) /* traffic priority */
331#define SD_CTL_DIR (1 << 19) /* bi-directional stream */
1da177e4
LT		 332#define SD_CTL_STREAM_TAG_MASK (0xf << 20)
333#define SD_CTL_STREAM_TAG_SHIFT 20
334
335/* SD_CTL and SD_STS */
336#define SD_INT_DESC_ERR 0x10 /* descriptor error interrupt */
337#define SD_INT_FIFO_ERR 0x08 /* FIFO error interrupt */
338#define SD_INT_COMPLETE 0x04 /* completion interrupt */
d01ce99f
TI		 339#define SD_INT_MASK (SD_INT_DESC_ERR|SD_INT_FIFO_ERR|\
340 SD_INT_COMPLETE)
1da177e4
LT		 341
342/* SD_STS */
343#define SD_STS_FIFO_READY 0x20 /* FIFO ready */
344
345/* INTCTL and INTSTS */
d01ce99f
TI		 346#define ICH6_INT_ALL_STREAM 0xff /* all stream interrupts */
347#define ICH6_INT_CTRL_EN 0x40000000 /* controller interrupt enable bit */
348#define ICH6_INT_GLOBAL_EN 0x80000000 /* global interrupt enable bit */
1da177e4 349
1da177e4
LT		 350/* below are so far hardcoded - should read registers in future */
351#define ICH6_MAX_CORB_ENTRIES 256
352#define ICH6_MAX_RIRB_ENTRIES 256
353
c74db86b
TI		 354/* position fix mode */
355enum {
0be3b5d3 356 POS_FIX_AUTO,
d2e1c973 357 POS_FIX_LPIB,
0be3b5d3 358 POS_FIX_POSBUF,
4cb36310 359 POS_FIX_VIACOMBO,
a6f2fd55 360 POS_FIX_COMBO,
c74db86b 361};
1da177e4 362
f5d40b30 363/* Defines for ATI HD Audio support in SB450 south bridge */
f5d40b30
FL		 364#define ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR 0x42
365#define ATI_SB450_HDAUDIO_ENABLE_SNOOP 0x02
366
da3fca21
V		 367/* Defines for Nvidia HDA support */
368#define NVIDIA_HDA_TRANSREG_ADDR 0x4e
369#define NVIDIA_HDA_ENABLE_COHBITS 0x0f
320dcc30
PC		 370#define NVIDIA_HDA_ISTRM_COH 0x4d
371#define NVIDIA_HDA_OSTRM_COH 0x4c
372#define NVIDIA_HDA_ENABLE_COHBIT 0x01
f5d40b30 373
90a5ad52
TI		 374/* Defines for Intel SCH HDA snoop control */
375#define INTEL_SCH_HDA_DEVC 0x78
376#define INTEL_SCH_HDA_DEVC_NOSNOOP (0x1<<11)
377
0e153474
JC		 378/* Define IN stream 0 FIFO size offset in VIA controller */
379#define VIA_IN_STREAM0_FIFO_SIZE_OFFSET 0x90
380/* Define VIA HD Audio Device ID*/
381#define VIA_HDAC_DEVICE_ID 0x3288
382
c4da29ca
YL		 383/* HD Audio class code */
384#define PCI_CLASS_MULTIMEDIA_HD_AUDIO 0x0403
90a5ad52 385
1da177e4
LT		 386/*
387 */
388
a98f90fd 389struct azx_dev {
4ce107b9 390 struct snd_dma_buffer bdl; /* BDL buffer */
d01ce99f 391 u32 *posbuf; /* position buffer pointer */
1da177e4 392
d01ce99f 393 unsigned int bufsize; /* size of the play buffer in bytes */
9ad593f6 394 unsigned int period_bytes; /* size of the period in bytes */
d01ce99f
TI		 395 unsigned int frags; /* number for period in the play buffer */
396 unsigned int fifo_size; /* FIFO size */
e5463720
JK		 397 unsigned long start_wallclk; /* start + minimum wallclk */
398 unsigned long period_wallclk; /* wallclk for period */
1da177e4 399
d01ce99f 400 void __iomem *sd_addr; /* stream descriptor pointer */
1da177e4 401
d01ce99f 402 u32 sd_int_sta_mask; /* stream int status mask */
1da177e4
LT		 403
404 /* pcm support */
d01ce99f
TI		 405 struct snd_pcm_substream *substream; /* assigned substream,
406 * set in PCM open
407 */
408 unsigned int format_val; /* format value to be set in the
409 * controller and the codec
410 */
1da177e4
LT		 411 unsigned char stream_tag; /* assigned stream */
412 unsigned char index; /* stream index */
d5cf9911 413 int assigned_key; /* last device# key assigned to */
1da177e4 414
927fc866
PM		 415 unsigned int opened :1;
416 unsigned int running :1;
675f25d4 417 unsigned int irq_pending :1;
0e153474
JC		 418 /*
419 * For VIA:
420 * A flag to ensure DMA position is 0
421 * when link position is not greater than FIFO size
422 */
423 unsigned int insufficient :1;
27fe48d9 424 unsigned int wc_marked:1;
915bf29e 425 unsigned int no_period_wakeup:1;
5d890f59
PLB		 426
427 struct timecounter azx_tc;
428 struct cyclecounter azx_cc;
1da177e4
LT		 429};
430
431/* CORB/RIRB */
a98f90fd 432struct azx_rb {
1da177e4
LT		 433 u32 *buf; /* CORB/RIRB buffer
434 * Each CORB entry is 4byte, RIRB is 8byte
435 */
436 dma_addr_t addr; /* physical address of CORB/RIRB buffer */
437 /* for RIRB */
438 unsigned short rp, wp; /* read/write pointers */
deadff16
WF		 439 int cmds[AZX_MAX_CODECS]; /* number of pending requests */
440 u32 res[AZX_MAX_CODECS]; /* last read value */
1da177e4
LT		 441};
442
01b65bfb
TI		 443struct azx_pcm {
444 struct azx *chip;
445 struct snd_pcm *pcm;
446 struct hda_codec *codec;
447 struct hda_pcm_stream *hinfo[2];
448 struct list_head list;
449};
450
a98f90fd
TI		 451struct azx {
452 struct snd_card *card;
1da177e4 453 struct pci_dev *pci;
555e219f 454 int dev_index;
1da177e4 455
07e4ca50
TI		 456 /* chip type specific */
457 int driver_type;
9477c58e 458 unsigned int driver_caps;
07e4ca50
TI		 459 int playback_streams;
460 int playback_index_offset;
461 int capture_streams;
462 int capture_index_offset;
463 int num_streams;
464
1da177e4
LT		 465 /* pci resources */
466 unsigned long addr;
467 void __iomem *remap_addr;
468 int irq;
469
470 /* locks */
471 spinlock_t reg_lock;
62932df8 472 struct mutex open_mutex;
f4c482a4 473 struct completion probe_wait;
1da177e4 474
07e4ca50 475 /* streams (x num_streams) */
a98f90fd 476 struct azx_dev *azx_dev;
1da177e4
LT		 477
478 /* PCM */
01b65bfb 479 struct list_head pcm_list; /* azx_pcm list */
1da177e4
LT		 480
481 /* HD codec */
482 unsigned short codec_mask;
f1eaaeec 483 int codec_probe_mask; /* copied from probe_mask option */
1da177e4 484 struct hda_bus *bus;
2dca0bba 485 unsigned int beep_mode;
1da177e4
LT		 486
487 /* CORB/RIRB */
a98f90fd
TI		 488 struct azx_rb corb;
489 struct azx_rb rirb;
1da177e4 490
4ce107b9 491 /* CORB/RIRB and position buffers */
1da177e4
LT		 492 struct snd_dma_buffer rb;
493 struct snd_dma_buffer posbuf;
c74db86b 494
4918cdab
TI		 495#ifdef CONFIG_SND_HDA_PATCH_LOADER
496 const struct firmware *fw;
497#endif
498
c74db86b 499 /* flags */
beaffc39 500 int position_fix[2]; /* for both playback/capture streams */
1eb6dc7d 501 int poll_count;
cb53c626 502 unsigned int running :1;
927fc866
PM		 503 unsigned int initialized :1;
504 unsigned int single_cmd :1;
505 unsigned int polling_mode :1;
68e7fffc 506 unsigned int msi :1;
a6a950a8 507 unsigned int irq_pending_warned :1;
6ce4a3bc 508 unsigned int probing :1; /* codec probing phase */
27fe48d9 509 unsigned int snoop:1;
52409aa6 510 unsigned int align_buffer_size:1;
a82d51ed
TI		 511 unsigned int region_requested:1;
512
513 /* VGA-switcheroo setup */
514 unsigned int use_vga_switcheroo:1;
128960a9 515 unsigned int vga_switcheroo_registered:1;
a82d51ed
TI		 516 unsigned int init_failed:1; /* delayed init failed */
517 unsigned int disabled:1; /* disabled by VGA-switcher */
43bbb6cc
TI		 518
519 /* for debugging */
feb27340 520 unsigned int last_cmd[AZX_MAX_CODECS];
9ad593f6
TI		 521
522 /* for pending irqs */
523 struct work_struct irq_pending_work;
0cbf0098
TI		 524
525 /* reboot notifier (for mysterious hangup problem at power-down) */
526 struct notifier_block reboot_notifier;
65fcd41d
TI		 527
528 /* card list (for power_save trigger) */
529 struct list_head list;
1da177e4
LT		 530};
531
1a8506d4
TI		 532#define CREATE_TRACE_POINTS
533#include "hda_intel_trace.h"
534
07e4ca50
TI		 535/* driver types */
536enum {
537 AZX_DRIVER_ICH,
32679f95 538 AZX_DRIVER_PCH,
4979bca9 539 AZX_DRIVER_SCH,
07e4ca50 540 AZX_DRIVER_ATI,
778b6e1b 541 AZX_DRIVER_ATIHDMI,
1815b34a 542 AZX_DRIVER_ATIHDMI_NS,
07e4ca50
TI		 543 AZX_DRIVER_VIA,
544 AZX_DRIVER_SIS,
545 AZX_DRIVER_ULI,
da3fca21 546 AZX_DRIVER_NVIDIA,
f269002e 547 AZX_DRIVER_TERA,
14d34f16 548 AZX_DRIVER_CTX,
5ae763b1 549 AZX_DRIVER_CTHDA,
c4da29ca 550 AZX_DRIVER_GENERIC,
2f5983f2 551 AZX_NUM_DRIVERS, /* keep this as last entry */
07e4ca50
TI		 552};
553
9477c58e
TI		 554/* driver quirks (capabilities) */
555/* bits 0-7 are used for indicating driver type */
556#define AZX_DCAPS_NO_TCSEL (1 << 8) /* No Intel TCSEL bit */
557#define AZX_DCAPS_NO_MSI (1 << 9) /* No MSI support */
558#define AZX_DCAPS_ATI_SNOOP (1 << 10) /* ATI snoop enable */
559#define AZX_DCAPS_NVIDIA_SNOOP (1 << 11) /* Nvidia snoop enable */
560#define AZX_DCAPS_SCH_SNOOP (1 << 12) /* SCH/PCH snoop enable */
561#define AZX_DCAPS_RIRB_DELAY (1 << 13) /* Long delay in read loop */
562#define AZX_DCAPS_RIRB_PRE_DELAY (1 << 14) /* Put a delay before read */
563#define AZX_DCAPS_CTX_WORKAROUND (1 << 15) /* X-Fi workaround */
564#define AZX_DCAPS_POSFIX_LPIB (1 << 16) /* Use LPIB as default */
565#define AZX_DCAPS_POSFIX_VIA (1 << 17) /* Use VIACOMBO as default */
566#define AZX_DCAPS_NO_64BIT (1 << 18) /* No 64bit address */
567#define AZX_DCAPS_SYNC_WRITE (1 << 19) /* sync each cmd write */
8b0bd226 568#define AZX_DCAPS_OLD_SSYNC (1 << 20) /* Old SSYNC reg for ICH */
2ae66c26 569#define AZX_DCAPS_BUFSIZE (1 << 21) /* no buffer size alignment */
7bfe059e 570#define AZX_DCAPS_ALIGN_BUFSIZE (1 << 22) /* buffer size alignment */
5ae763b1 571#define AZX_DCAPS_4K_BDLE_BOUNDARY (1 << 23) /* BDLE in 4k boundary */
90accc58 572#define AZX_DCAPS_COUNT_LPIB_DELAY (1 << 25) /* Take LPIB as delay */
2ea3c6a2
TI		 573#define AZX_DCAPS_PM_RUNTIME (1 << 26) /* runtime PM support */
574
575/* quirks for Intel PCH */
576#define AZX_DCAPS_INTEL_PCH \
577 (AZX_DCAPS_SCH_SNOOP | AZX_DCAPS_BUFSIZE | \
578 AZX_DCAPS_COUNT_LPIB_DELAY | AZX_DCAPS_PM_RUNTIME)
9477c58e
TI		 579
580/* quirks for ATI SB / AMD Hudson */
581#define AZX_DCAPS_PRESET_ATI_SB \
582 (AZX_DCAPS_ATI_SNOOP | AZX_DCAPS_NO_TCSEL | \
583 AZX_DCAPS_SYNC_WRITE | AZX_DCAPS_POSFIX_LPIB)
584
585/* quirks for ATI/AMD HDMI */
586#define AZX_DCAPS_PRESET_ATI_HDMI \
587 (AZX_DCAPS_NO_TCSEL | AZX_DCAPS_SYNC_WRITE | AZX_DCAPS_POSFIX_LPIB)
588
589/* quirks for Nvidia */
590#define AZX_DCAPS_PRESET_NVIDIA \
7bfe059e
TI		 591 (AZX_DCAPS_NVIDIA_SNOOP | AZX_DCAPS_RIRB_DELAY | AZX_DCAPS_NO_MSI |\
592 AZX_DCAPS_ALIGN_BUFSIZE)
9477c58e 593
5ae763b1
TI		 594#define AZX_DCAPS_PRESET_CTHDA \
595 (AZX_DCAPS_NO_MSI | AZX_DCAPS_POSFIX_LPIB | AZX_DCAPS_4K_BDLE_BOUNDARY)
596
a82d51ed
TI		 597/*
598 * VGA-switcher support
599 */
600#ifdef SUPPORT_VGA_SWITCHEROO
5cb543db
TI		 601#define use_vga_switcheroo(chip) ((chip)->use_vga_switcheroo)
602#else
603#define use_vga_switcheroo(chip) 0
604#endif
605
48c8b0eb 606static char *driver_short_names[] = {
07e4ca50 607 [AZX_DRIVER_ICH] = "HDA Intel",
32679f95 608 [AZX_DRIVER_PCH] = "HDA Intel PCH",
4979bca9 609 [AZX_DRIVER_SCH] = "HDA Intel MID",
07e4ca50 610 [AZX_DRIVER_ATI] = "HDA ATI SB",
778b6e1b 611 [AZX_DRIVER_ATIHDMI] = "HDA ATI HDMI",
1815b34a 612 [AZX_DRIVER_ATIHDMI_NS] = "HDA ATI HDMI",
07e4ca50
TI		 613 [AZX_DRIVER_VIA] = "HDA VIA VT82xx",
614 [AZX_DRIVER_SIS] = "HDA SIS966",
da3fca21
V		 615 [AZX_DRIVER_ULI] = "HDA ULI M5461",
616 [AZX_DRIVER_NVIDIA] = "HDA NVidia",
f269002e 617 [AZX_DRIVER_TERA] = "HDA Teradici",
14d34f16 618 [AZX_DRIVER_CTX] = "HDA Creative",
5ae763b1 619 [AZX_DRIVER_CTHDA] = "HDA Creative",
c4da29ca 620 [AZX_DRIVER_GENERIC] = "HD-Audio Generic",
07e4ca50
TI		 621};
622
1da177e4
LT		 623/*
624 * macros for easy use
625 */
626#define azx_writel(chip,reg,value) \
627 writel(value, (chip)->remap_addr + ICH6_REG_##reg)
628#define azx_readl(chip,reg) \
629 readl((chip)->remap_addr + ICH6_REG_##reg)
630#define azx_writew(chip,reg,value) \
631 writew(value, (chip)->remap_addr + ICH6_REG_##reg)
632#define azx_readw(chip,reg) \
633 readw((chip)->remap_addr + ICH6_REG_##reg)
634#define azx_writeb(chip,reg,value) \
635 writeb(value, (chip)->remap_addr + ICH6_REG_##reg)
636#define azx_readb(chip,reg) \
637 readb((chip)->remap_addr + ICH6_REG_##reg)
638
639#define azx_sd_writel(dev,reg,value) \
640 writel(value, (dev)->sd_addr + ICH6_REG_##reg)
641#define azx_sd_readl(dev,reg) \
642 readl((dev)->sd_addr + ICH6_REG_##reg)
643#define azx_sd_writew(dev,reg,value) \
644 writew(value, (dev)->sd_addr + ICH6_REG_##reg)
645#define azx_sd_readw(dev,reg) \
646 readw((dev)->sd_addr + ICH6_REG_##reg)
647#define azx_sd_writeb(dev,reg,value) \
648 writeb(value, (dev)->sd_addr + ICH6_REG_##reg)
649#define azx_sd_readb(dev,reg) \
650 readb((dev)->sd_addr + ICH6_REG_##reg)
651
652/* for pcm support */
a98f90fd 653#define get_azx_dev(substream) (substream->runtime->private_data)
1da177e4 654
27fe48d9
TI		 655#ifdef CONFIG_X86
656static void __mark_pages_wc(struct azx *chip, void *addr, size_t size, bool on)
657{
658 if (azx_snoop(chip))
659 return;
660 if (addr && size) {
661 int pages = (size + PAGE_SIZE - 1) >> PAGE_SHIFT;
662 if (on)
663 set_memory_wc((unsigned long)addr, pages);
664 else
665 set_memory_wb((unsigned long)addr, pages);
666 }
667}
668
669static inline void mark_pages_wc(struct azx *chip, struct snd_dma_buffer *buf,
670 bool on)
671{
672 __mark_pages_wc(chip, buf->area, buf->bytes, on);
673}
674static inline void mark_runtime_wc(struct azx *chip, struct azx_dev *azx_dev,
675 struct snd_pcm_runtime *runtime, bool on)
676{
677 if (azx_dev->wc_marked != on) {
678 __mark_pages_wc(chip, runtime->dma_area, runtime->dma_bytes, on);
679 azx_dev->wc_marked = on;
680 }
681}
682#else
683/* NOP for other archs */
684static inline void mark_pages_wc(struct azx *chip, struct snd_dma_buffer *buf,
685 bool on)
686{
687}
688static inline void mark_runtime_wc(struct azx *chip, struct azx_dev *azx_dev,
689 struct snd_pcm_runtime *runtime, bool on)
690{
691}
692#endif
693
68e7fffc 694static int azx_acquire_irq(struct azx *chip, int do_disconnect);
1eb6dc7d 695static int azx_send_cmd(struct hda_bus *bus, unsigned int val);
1da177e4
LT		 696/*
697 * Interface for HD codec
698 */
699
1da177e4
LT		 700/*
701 * CORB / RIRB interface
702 */
a98f90fd 703static int azx_alloc_cmd_io(struct azx *chip)
1da177e4
LT		 704{
705 int err;
706
707 /* single page (at least 4096 bytes) must suffice for both ringbuffes */
d01ce99f
TI		 708 err = snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV,
709 snd_dma_pci_data(chip->pci),
1da177e4
LT		 710 PAGE_SIZE, &chip->rb);
711 if (err < 0) {
445a51b3 712 snd_printk(KERN_ERR SFX "%s: cannot allocate CORB/RIRB\n", pci_name(chip->pci));
1da177e4
LT		 713 return err;
714 }
27fe48d9 715 mark_pages_wc(chip, &chip->rb, true);
1da177e4
LT		 716 return 0;
717}
718
a98f90fd 719static void azx_init_cmd_io(struct azx *chip)
1da177e4 720{
cdb1fbf2 721 spin_lock_irq(&chip->reg_lock);
1da177e4
LT		 722 /* CORB set up */
723 chip->corb.addr = chip->rb.addr;
724 chip->corb.buf = (u32 *)chip->rb.area;
725 azx_writel(chip, CORBLBASE, (u32)chip->corb.addr);
766979e0 726 azx_writel(chip, CORBUBASE, upper_32_bits(chip->corb.addr));
1da177e4 727
07e4ca50
TI		 728 /* set the corb size to 256 entries (ULI requires explicitly) */
729 azx_writeb(chip, CORBSIZE, 0x02);
1da177e4
LT		 730 /* set the corb write pointer to 0 */
731 azx_writew(chip, CORBWP, 0);
732 /* reset the corb hw read pointer */
b21fadb9 733 azx_writew(chip, CORBRP, ICH6_CORBRP_RST);
1da177e4 734 /* enable corb dma */
b21fadb9 735 azx_writeb(chip, CORBCTL, ICH6_CORBCTL_RUN);
1da177e4
LT		 736
737 /* RIRB set up */
738 chip->rirb.addr = chip->rb.addr + 2048;
739 chip->rirb.buf = (u32 *)(chip->rb.area + 2048);
deadff16
WF		 740 chip->rirb.wp = chip->rirb.rp = 0;
741 memset(chip->rirb.cmds, 0, sizeof(chip->rirb.cmds));
1da177e4 742 azx_writel(chip, RIRBLBASE, (u32)chip->rirb.addr);
766979e0 743 azx_writel(chip, RIRBUBASE, upper_32_bits(chip->rirb.addr));
1da177e4 744
07e4ca50
TI		 745 /* set the rirb size to 256 entries (ULI requires explicitly) */
746 azx_writeb(chip, RIRBSIZE, 0x02);
1da177e4 747 /* reset the rirb hw write pointer */
b21fadb9 748 azx_writew(chip, RIRBWP, ICH6_RIRBWP_RST);
1da177e4 749 /* set N=1, get RIRB response interrupt for new entry */
9477c58e 750 if (chip->driver_caps & AZX_DCAPS_CTX_WORKAROUND)
14d34f16
TI		 751 azx_writew(chip, RINTCNT, 0xc0);
752 else
753 azx_writew(chip, RINTCNT, 1);
1da177e4 754 /* enable rirb dma and response irq */
1da177e4 755 azx_writeb(chip, RIRBCTL, ICH6_RBCTL_DMA_EN | ICH6_RBCTL_IRQ_EN);
cdb1fbf2 756 spin_unlock_irq(&chip->reg_lock);
1da177e4
LT		 757}
758
a98f90fd 759static void azx_free_cmd_io(struct azx *chip)
1da177e4 760{
cdb1fbf2 761 spin_lock_irq(&chip->reg_lock);
1da177e4
LT		 762 /* disable ringbuffer DMAs */
763 azx_writeb(chip, RIRBCTL, 0);
764 azx_writeb(chip, CORBCTL, 0);
cdb1fbf2 765 spin_unlock_irq(&chip->reg_lock);
1da177e4
LT		 766}
767
deadff16
WF		 768static unsigned int azx_command_addr(u32 cmd)
769{
770 unsigned int addr = cmd >> 28;
771
772 if (addr >= AZX_MAX_CODECS) {
773 snd_BUG();
774 addr = 0;
775 }
776
777 return addr;
778}
779
780static unsigned int azx_response_addr(u32 res)
781{
782 unsigned int addr = res & 0xf;
783
784 if (addr >= AZX_MAX_CODECS) {
785 snd_BUG();
786 addr = 0;
787 }
788
789 return addr;
1da177e4
LT		 790}
791
792/* send a command */
33fa35ed 793static int azx_corb_send_cmd(struct hda_bus *bus, u32 val)
1da177e4 794{
33fa35ed 795 struct azx *chip = bus->private_data;
deadff16 796 unsigned int addr = azx_command_addr(val);
1da177e4 797 unsigned int wp;
1da177e4 798
c32649fe
WF		 799 spin_lock_irq(&chip->reg_lock);
800
1da177e4 801 /* add command to corb */
cc5ede3e
TI		 802 wp = azx_readw(chip, CORBWP);
803 if (wp == 0xffff) {
804 /* something wrong, controller likely turned to D3 */
805 spin_unlock_irq(&chip->reg_lock);
806 return -1;
807 }
1da177e4
LT		 808 wp++;
809 wp %= ICH6_MAX_CORB_ENTRIES;
810
deadff16 811 chip->rirb.cmds[addr]++;
1da177e4
LT		 812 chip->corb.buf[wp] = cpu_to_le32(val);
813 azx_writel(chip, CORBWP, wp);
c32649fe 814
1da177e4
LT		 815 spin_unlock_irq(&chip->reg_lock);
816
817 return 0;
818}
819
820#define ICH6_RIRB_EX_UNSOL_EV (1<<4)
821
822/* retrieve RIRB entry - called from interrupt handler */
a98f90fd 823static void azx_update_rirb(struct azx *chip)
1da177e4
LT		 824{
825 unsigned int rp, wp;
deadff16 826 unsigned int addr;
1da177e4
LT		 827 u32 res, res_ex;
828
cc5ede3e
TI		 829 wp = azx_readw(chip, RIRBWP);
830 if (wp == 0xffff) {
831 /* something wrong, controller likely turned to D3 */
832 return;
833 }
834
1da177e4
LT		 835 if (wp == chip->rirb.wp)
836 return;
837 chip->rirb.wp = wp;
deadff16 838
1da177e4
LT		 839 while (chip->rirb.rp != wp) {
840 chip->rirb.rp++;
841 chip->rirb.rp %= ICH6_MAX_RIRB_ENTRIES;
842
843 rp = chip->rirb.rp << 1; /* an RIRB entry is 8-bytes */
844 res_ex = le32_to_cpu(chip->rirb.buf[rp + 1]);
845 res = le32_to_cpu(chip->rirb.buf[rp]);
deadff16 846 addr = azx_response_addr(res_ex);
1da177e4
LT		 847 if (res_ex & ICH6_RIRB_EX_UNSOL_EV)
848 snd_hda_queue_unsol_event(chip->bus, res, res_ex);
deadff16
WF		 849 else if (chip->rirb.cmds[addr]) {
850 chip->rirb.res[addr] = res;
2add9b92 851 smp_wmb();
deadff16 852 chip->rirb.cmds[addr]--;
e310bb06 853 } else
9e3d352b 854 snd_printk(KERN_ERR SFX "%s: spurious response %#x:%#x, "
e310bb06 855 "last cmd=%#08x\n",
9e3d352b 856 pci_name(chip->pci),
e310bb06
WF		 857 res, res_ex,
858 chip->last_cmd[addr]);
1da177e4
LT		 859 }
860}
861
862/* receive a response */
deadff16
WF		 863static unsigned int azx_rirb_get_response(struct hda_bus *bus,
864 unsigned int addr)
1da177e4 865{
33fa35ed 866 struct azx *chip = bus->private_data;
5c79b1f8 867 unsigned long timeout;
32cf4023 868 unsigned long loopcounter;
1eb6dc7d 869 int do_poll = 0;
1da177e4 870
5c79b1f8
TI		 871 again:
872 timeout = jiffies + msecs_to_jiffies(1000);
32cf4023
DH		 873
874 for (loopcounter = 0;; loopcounter++) {
1eb6dc7d 875 if (chip->polling_mode || do_poll) {
e96224ae
TI		 876 spin_lock_irq(&chip->reg_lock);
877 azx_update_rirb(chip);
878 spin_unlock_irq(&chip->reg_lock);
879 }
deadff16 880 if (!chip->rirb.cmds[addr]) {
2add9b92 881 smp_rmb();
b613291f 882 bus->rirb_error = 0;
1eb6dc7d
ML		 883
884 if (!do_poll)
885 chip->poll_count = 0;
deadff16 886 return chip->rirb.res[addr]; /* the last value */
2add9b92 887 }
28a0d9df
TI		 888 if (time_after(jiffies, timeout))
889 break;
32cf4023 890 if (bus->needs_damn_long_delay || loopcounter > 3000)
52987656
TI		 891 msleep(2); /* temporary workaround */
892 else {
893 udelay(10);
894 cond_resched();
895 }
28a0d9df 896 }
5c79b1f8 897
1eb6dc7d 898 if (!chip->polling_mode && chip->poll_count < 2) {
445a51b3 899 snd_printdd(SFX "%s: azx_get_response timeout, "
1eb6dc7d 900 "polling the codec once: last cmd=0x%08x\n",
445a51b3 901 pci_name(chip->pci), chip->last_cmd[addr]);
1eb6dc7d
ML		 902 do_poll = 1;
903 chip->poll_count++;
904 goto again;
905 }
906
907
23c4a881 908 if (!chip->polling_mode) {
445a51b3 909 snd_printk(KERN_WARNING SFX "%s: azx_get_response timeout, "
23c4a881 910 "switching to polling mode: last cmd=0x%08x\n",
445a51b3 911 pci_name(chip->pci), chip->last_cmd[addr]);
23c4a881
TI		 912 chip->polling_mode = 1;
913 goto again;
914 }
915
68e7fffc 916 if (chip->msi) {
445a51b3 917 snd_printk(KERN_WARNING SFX "%s: No response from codec, "
feb27340 918 "disabling MSI: last cmd=0x%08x\n",
445a51b3 919 pci_name(chip->pci), chip->last_cmd[addr]);
68e7fffc
TI		 920 free_irq(chip->irq, chip);
921 chip->irq = -1;
922 pci_disable_msi(chip->pci);
923 chip->msi = 0;
b613291f
TI		 924 if (azx_acquire_irq(chip, 1) < 0) {
925 bus->rirb_error = 1;
68e7fffc 926 return -1;
b613291f 927 }
68e7fffc
TI		 928 goto again;
929 }
930
6ce4a3bc
TI		 931 if (chip->probing) {
932 /* If this critical timeout happens during the codec probing
933 * phase, this is likely an access to a non-existing codec
934 * slot. Better to return an error and reset the system.
935 */
936 return -1;
937 }
938
8dd78330
TI		 939 /* a fatal communication error; need either to reset or to fallback
940 * to the single_cmd mode
941 */
b613291f 942 bus->rirb_error = 1;
b20f3b83 943 if (bus->allow_bus_reset && !bus->response_reset && !bus->in_reset) {
8dd78330
TI		 944 bus->response_reset = 1;
945 return -1; /* give a chance to retry */
946 }
947
948 snd_printk(KERN_ERR "hda_intel: azx_get_response timeout, "
949 "switching to single_cmd mode: last cmd=0x%08x\n",
feb27340 950 chip->last_cmd[addr]);
8dd78330
TI		 951 chip->single_cmd = 1;
952 bus->response_reset = 0;
1a696978 953 /* release CORB/RIRB */
4fcd3920 954 azx_free_cmd_io(chip);
1a696978
TI		 955 /* disable unsolicited responses */
956 azx_writel(chip, GCTL, azx_readl(chip, GCTL) & ~ICH6_GCTL_UNSOL);
5c79b1f8 957 return -1;
1da177e4
LT		 958}
959
1da177e4
LT		 960/*
961 * Use the single immediate command instead of CORB/RIRB for simplicity
962 *
963 * Note: according to Intel, this is not preferred use. The command was
964 * intended for the BIOS only, and may get confused with unsolicited
965 * responses. So, we shouldn't use it for normal operation from the
966 * driver.
967 * I left the codes, however, for debugging/testing purposes.
968 */
969
b05a7d4f 970/* receive a response */
deadff16 971static int azx_single_wait_for_response(struct azx *chip, unsigned int addr)
b05a7d4f
TI		 972{
973 int timeout = 50;
974
975 while (timeout--) {
976 /* check IRV busy bit */
977 if (azx_readw(chip, IRS) & ICH6_IRS_VALID) {
978 /* reuse rirb.res as the response return value */
deadff16 979 chip->rirb.res[addr] = azx_readl(chip, IR);
b05a7d4f
TI		 980 return 0;
981 }
982 udelay(1);
983 }
984 if (printk_ratelimit())
445a51b3
DB		 985 snd_printd(SFX "%s: get_response timeout: IRS=0x%x\n",
986 pci_name(chip->pci), azx_readw(chip, IRS));
deadff16 987 chip->rirb.res[addr] = -1;
b05a7d4f
TI		 988 return -EIO;
989}
990
1da177e4 991/* send a command */
33fa35ed 992static int azx_single_send_cmd(struct hda_bus *bus, u32 val)
1da177e4 993{
33fa35ed 994 struct azx *chip = bus->private_data;
deadff16 995 unsigned int addr = azx_command_addr(val);
1da177e4
LT		 996 int timeout = 50;
997
8dd78330 998 bus->rirb_error = 0;
1da177e4
LT		 999 while (timeout--) {
1000 /* check ICB busy bit */
d01ce99f 1001 if (!((azx_readw(chip, IRS) & ICH6_IRS_BUSY))) {
1da177e4 1002 /* Clear IRV valid bit */
d01ce99f
TI		 1003 azx_writew(chip, IRS, azx_readw(chip, IRS) |
1004 ICH6_IRS_VALID);
1da177e4 1005 azx_writel(chip, IC, val);
d01ce99f
TI		 1006 azx_writew(chip, IRS, azx_readw(chip, IRS) |
1007 ICH6_IRS_BUSY);
deadff16 1008 return azx_single_wait_for_response(chip, addr);
1da177e4
LT		 1009 }
1010 udelay(1);
1011 }
1cfd52bc 1012 if (printk_ratelimit())
445a51b3
DB		 1013 snd_printd(SFX "%s: send_cmd timeout: IRS=0x%x, val=0x%x\n",
1014 pci_name(chip->pci), azx_readw(chip, IRS), val);
1da177e4
LT		 1015 return -EIO;
1016}
1017
1018/* receive a response */
deadff16
WF		 1019static unsigned int azx_single_get_response(struct hda_bus *bus,
1020 unsigned int addr)
1da177e4 1021{
33fa35ed 1022 struct azx *chip = bus->private_data;
deadff16 1023 return chip->rirb.res[addr];
1da177e4
LT		 1024}
1025
111d3af5
TI		 1026/*
1027 * The below are the main callbacks from hda_codec.
1028 *
1029 * They are just the skeleton to call sub-callbacks according to the
1030 * current setting of chip->single_cmd.
1031 */
1032
1033/* send a command */
33fa35ed 1034static int azx_send_cmd(struct hda_bus *bus, unsigned int val)
111d3af5 1035{
33fa35ed 1036 struct azx *chip = bus->private_data;
43bbb6cc 1037
a82d51ed
TI		 1038 if (chip->disabled)
1039 return 0;
feb27340 1040 chip->last_cmd[azx_command_addr(val)] = val;
111d3af5 1041 if (chip->single_cmd)
33fa35ed 1042 return azx_single_send_cmd(bus, val);
111d3af5 1043 else
33fa35ed 1044 return azx_corb_send_cmd(bus, val);
111d3af5
TI		 1045}
1046
1047/* get a response */
deadff16
WF		 1048static unsigned int azx_get_response(struct hda_bus *bus,
1049 unsigned int addr)
111d3af5 1050{
33fa35ed 1051 struct azx *chip = bus->private_data;
a82d51ed
TI		 1052 if (chip->disabled)
1053 return 0;
111d3af5 1054 if (chip->single_cmd)
deadff16 1055 return azx_single_get_response(bus, addr);
111d3af5 1056 else
deadff16 1057 return azx_rirb_get_response(bus, addr);
111d3af5
TI		 1058}
1059
83012a7c 1060#ifdef CONFIG_PM
68467f51 1061static void azx_power_notify(struct hda_bus *bus, bool power_up);
cb53c626 1062#endif
111d3af5 1063
1da177e4 1064/* reset codec link */
cd508fe5 1065static int azx_reset(struct azx *chip, int full_reset)
1da177e4 1066{
fa348da5 1067 unsigned long timeout;
1da177e4 1068
cd508fe5
JK		 1069 if (!full_reset)
1070 goto __skip;
1071
e8a7f136
DT		 1072 /* clear STATESTS */
1073 azx_writeb(chip, STATESTS, STATESTS_INT_MASK);
1074
1da177e4
LT		 1075 /* reset controller */
1076 azx_writel(chip, GCTL, azx_readl(chip, GCTL) & ~ICH6_GCTL_RESET);
1077
fa348da5
ML		 1078 timeout = jiffies + msecs_to_jiffies(100);
1079 while (azx_readb(chip, GCTL) &&
1080 time_before(jiffies, timeout))
1081 usleep_range(500, 1000);
1da177e4
LT		 1082
1083 /* delay for >= 100us for codec PLL to settle per spec
1084 * Rev 0.9 section 5.5.1
1085 */
fa348da5 1086 usleep_range(500, 1000);
1da177e4
LT		 1087
1088 /* Bring controller out of reset */
1089 azx_writeb(chip, GCTL, azx_readb(chip, GCTL) | ICH6_GCTL_RESET);
1090
fa348da5
ML		 1091 timeout = jiffies + msecs_to_jiffies(100);
1092 while (!azx_readb(chip, GCTL) &&
1093 time_before(jiffies, timeout))
1094 usleep_range(500, 1000);
1da177e4 1095
927fc866 1096 /* Brent Chartrand said to wait >= 540us for codecs to initialize */
fa348da5 1097 usleep_range(1000, 1200);
1da177e4 1098
cd508fe5 1099 __skip:
1da177e4 1100 /* check to see if controller is ready */
927fc866 1101 if (!azx_readb(chip, GCTL)) {
445a51b3 1102 snd_printd(SFX "%s: azx_reset: controller not ready!\n", pci_name(chip->pci));
1da177e4
LT		 1103 return -EBUSY;
1104 }
1105
41e2fce4 1106 /* Accept unsolicited responses */
1a696978
TI		 1107 if (!chip->single_cmd)
1108 azx_writel(chip, GCTL, azx_readl(chip, GCTL) |
1109 ICH6_GCTL_UNSOL);
41e2fce4 1110
1da177e4 1111 /* detect codecs */
927fc866 1112 if (!chip->codec_mask) {
1da177e4 1113 chip->codec_mask = azx_readw(chip, STATESTS);
445a51b3 1114 snd_printdd(SFX "%s: codec_mask = 0x%x\n", pci_name(chip->pci), chip->codec_mask);
1da177e4
LT		 1115 }
1116
1117 return 0;
1118}
1119
1120
1121/*
1122 * Lowlevel interface
1123 */
1124
1125/* enable interrupts */
a98f90fd 1126static void azx_int_enable(struct azx *chip)
1da177e4
LT		 1127{
1128 /* enable controller CIE and GIE */
1129 azx_writel(chip, INTCTL, azx_readl(chip, INTCTL) |
1130 ICH6_INT_CTRL_EN | ICH6_INT_GLOBAL_EN);
1131}
1132
1133/* disable interrupts */
a98f90fd 1134static void azx_int_disable(struct azx *chip)
1da177e4
LT		 1135{
1136 int i;
1137
1138 /* disable interrupts in stream descriptor */
07e4ca50 1139 for (i = 0; i < chip->num_streams; i++) {
a98f90fd 1140 struct azx_dev *azx_dev = &chip->azx_dev[i];
1da177e4
LT		 1141 azx_sd_writeb(azx_dev, SD_CTL,
1142 azx_sd_readb(azx_dev, SD_CTL) & ~SD_INT_MASK);
1143 }
1144
1145 /* disable SIE for all streams */
1146 azx_writeb(chip, INTCTL, 0);
1147
1148 /* disable controller CIE and GIE */
1149 azx_writel(chip, INTCTL, azx_readl(chip, INTCTL) &
1150 ~(ICH6_INT_CTRL_EN | ICH6_INT_GLOBAL_EN));
1151}
1152
1153/* clear interrupts */
a98f90fd 1154static void azx_int_clear(struct azx *chip)
1da177e4
LT		 1155{
1156 int i;
1157
1158 /* clear stream status */
07e4ca50 1159 for (i = 0; i < chip->num_streams; i++) {
a98f90fd 1160 struct azx_dev *azx_dev = &chip->azx_dev[i];
1da177e4
LT		 1161 azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK);
1162 }
1163
1164 /* clear STATESTS */
1165 azx_writeb(chip, STATESTS, STATESTS_INT_MASK);
1166
1167 /* clear rirb status */
1168 azx_writeb(chip, RIRBSTS, RIRB_INT_MASK);
1169
1170 /* clear int status */
1171 azx_writel(chip, INTSTS, ICH6_INT_CTRL_EN | ICH6_INT_ALL_STREAM);
1172}
1173
1174/* start a stream */
a98f90fd 1175static void azx_stream_start(struct azx *chip, struct azx_dev *azx_dev)
1da177e4 1176{
0e153474
JC		 1177 /*
1178 * Before stream start, initialize parameter
1179 */
1180 azx_dev->insufficient = 1;
1181
1da177e4 1182 /* enable SIE */
ccc5df05
WN		 1183 azx_writel(chip, INTCTL,
1184 azx_readl(chip, INTCTL) | (1 << azx_dev->index));
1da177e4
LT		 1185 /* set DMA start and interrupt mask */
1186 azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) |
1187 SD_CTL_DMA_START | SD_INT_MASK);
1188}
1189
1dddab40
TI		 1190/* stop DMA */
1191static void azx_stream_clear(struct azx *chip, struct azx_dev *azx_dev)
1da177e4 1192{
1da177e4
LT		 1193 azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) &
1194 ~(SD_CTL_DMA_START | SD_INT_MASK));
1195 azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK); /* to be sure */
1dddab40
TI		 1196}
1197
1198/* stop a stream */
1199static void azx_stream_stop(struct azx *chip, struct azx_dev *azx_dev)
1200{
1201 azx_stream_clear(chip, azx_dev);
1da177e4 1202 /* disable SIE */
ccc5df05
WN		 1203 azx_writel(chip, INTCTL,
1204 azx_readl(chip, INTCTL) & ~(1 << azx_dev->index));
1da177e4
LT		 1205}
1206
1207
1208/*
cb53c626 1209 * reset and start the controller registers
1da177e4 1210 */
cd508fe5 1211static void azx_init_chip(struct azx *chip, int full_reset)
1da177e4 1212{
cb53c626
TI		 1213 if (chip->initialized)
1214 return;
1da177e4
LT		 1215
1216 /* reset controller */
cd508fe5 1217 azx_reset(chip, full_reset);
1da177e4
LT		 1218
1219 /* initialize interrupts */
1220 azx_int_clear(chip);
1221 azx_int_enable(chip);
1222
1223 /* initialize the codec command I/O */
1a696978
TI		 1224 if (!chip->single_cmd)
1225 azx_init_cmd_io(chip);
1da177e4 1226
0be3b5d3
TI		 1227 /* program the position buffer */
1228 azx_writel(chip, DPLBASE, (u32)chip->posbuf.addr);
766979e0 1229 azx_writel(chip, DPUBASE, upper_32_bits(chip->posbuf.addr));
f5d40b30 1230
cb53c626
TI		 1231 chip->initialized = 1;
1232}
1233
1234/*
1235 * initialize the PCI registers
1236 */
1237/* update bits in a PCI register byte */
1238static void update_pci_byte(struct pci_dev *pci, unsigned int reg,
1239 unsigned char mask, unsigned char val)
1240{
1241 unsigned char data;
1242
1243 pci_read_config_byte(pci, reg, &data);
1244 data &= ~mask;
1245 data |= (val & mask);
1246 pci_write_config_byte(pci, reg, data);
1247}
1248
1249static void azx_init_pci(struct azx *chip)
1250{
1251 /* Clear bits 0-2 of PCI register TCSEL (at offset 0x44)
1252 * TCSEL == Traffic Class Select Register, which sets PCI express QOS
1253 * Ensuring these bits are 0 clears playback static on some HD Audio
a09e89f6
AL		 1254 * codecs.
1255 * The PCI register TCSEL is defined in the Intel manuals.
cb53c626 1256 */
46f2cc80 1257 if (!(chip->driver_caps & AZX_DCAPS_NO_TCSEL)) {
445a51b3 1258 snd_printdd(SFX "%s: Clearing TCSEL\n", pci_name(chip->pci));
a09e89f6 1259 update_pci_byte(chip->pci, ICH6_PCIREG_TCSEL, 0x07, 0);
9477c58e 1260 }
cb53c626 1261
9477c58e
TI		 1262 /* For ATI SB450/600/700/800/900 and AMD Hudson azalia HD audio,
1263 * we need to enable snoop.
1264 */
1265 if (chip->driver_caps & AZX_DCAPS_ATI_SNOOP) {
445a51b3 1266 snd_printdd(SFX "%s: Setting ATI snoop: %d\n", pci_name(chip->pci), azx_snoop(chip));
cb53c626 1267 update_pci_byte(chip->pci,
27fe48d9
TI		 1268 ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR, 0x07,
1269 azx_snoop(chip) ? ATI_SB450_HDAUDIO_ENABLE_SNOOP : 0);
9477c58e
TI		 1270 }
1271
1272 /* For NVIDIA HDA, enable snoop */
1273 if (chip->driver_caps & AZX_DCAPS_NVIDIA_SNOOP) {
445a51b3 1274 snd_printdd(SFX "%s: Setting Nvidia snoop: %d\n", pci_name(chip->pci), azx_snoop(chip));
cb53c626
TI		 1275 update_pci_byte(chip->pci,
1276 NVIDIA_HDA_TRANSREG_ADDR,
1277 0x0f, NVIDIA_HDA_ENABLE_COHBITS);
320dcc30
PC		 1278 update_pci_byte(chip->pci,
1279 NVIDIA_HDA_ISTRM_COH,
1280 0x01, NVIDIA_HDA_ENABLE_COHBIT);
1281 update_pci_byte(chip->pci,
1282 NVIDIA_HDA_OSTRM_COH,
1283 0x01, NVIDIA_HDA_ENABLE_COHBIT);
9477c58e
TI		 1284 }
1285
1286 /* Enable SCH/PCH snoop if needed */
1287 if (chip->driver_caps & AZX_DCAPS_SCH_SNOOP) {
27fe48d9 1288 unsigned short snoop;
90a5ad52 1289 pci_read_config_word(chip->pci, INTEL_SCH_HDA_DEVC, &snoop);
27fe48d9
TI		 1290 if ((!azx_snoop(chip) && !(snoop & INTEL_SCH_HDA_DEVC_NOSNOOP)) ||
1291 (azx_snoop(chip) && (snoop & INTEL_SCH_HDA_DEVC_NOSNOOP))) {
1292 snoop &= ~INTEL_SCH_HDA_DEVC_NOSNOOP;
1293 if (!azx_snoop(chip))
1294 snoop |= INTEL_SCH_HDA_DEVC_NOSNOOP;
1295 pci_write_config_word(chip->pci, INTEL_SCH_HDA_DEVC, snoop);
90a5ad52
TI		 1296 pci_read_config_word(chip->pci,
1297 INTEL_SCH_HDA_DEVC, &snoop);
90a5ad52 1298 }
445a51b3
DB		 1299 snd_printdd(SFX "%s: SCH snoop: %s\n",
1300 pci_name(chip->pci), (snoop & INTEL_SCH_HDA_DEVC_NOSNOOP)
27fe48d9 1301 ? "Disabled" : "Enabled");
da3fca21 1302 }
1da177e4
LT		 1303}
1304
1305
9ad593f6
TI		 1306static int azx_position_ok(struct azx *chip, struct azx_dev *azx_dev);
1307
1da177e4
LT		 1308/*
1309 * interrupt handler
1310 */
7d12e780 1311static irqreturn_t azx_interrupt(int irq, void *dev_id)
1da177e4 1312{
a98f90fd
TI		 1313 struct azx *chip = dev_id;
1314 struct azx_dev *azx_dev;
1da177e4 1315 u32 status;
9ef04066 1316 u8 sd_status;
fa00e046 1317 int i, ok;
1da177e4 1318
b8dfc462
ML		 1319#ifdef CONFIG_PM_RUNTIME
1320 if (chip->pci->dev.power.runtime_status != RPM_ACTIVE)
1321 return IRQ_NONE;
1322#endif
1323
1da177e4
LT		 1324 spin_lock(&chip->reg_lock);
1325
60911062
DC		 1326 if (chip->disabled) {
1327 spin_unlock(&chip->reg_lock);
a82d51ed 1328 return IRQ_NONE;
60911062 1329 }
a82d51ed 1330
1da177e4
LT		 1331 status = azx_readl(chip, INTSTS);
1332 if (status == 0) {
1333 spin_unlock(&chip->reg_lock);
1334 return IRQ_NONE;
1335 }
1336
07e4ca50 1337 for (i = 0; i < chip->num_streams; i++) {
1da177e4
LT		 1338 azx_dev = &chip->azx_dev[i];
1339 if (status & azx_dev->sd_int_sta_mask) {
9ef04066 1340 sd_status = azx_sd_readb(azx_dev, SD_STS);
1da177e4 1341 azx_sd_writeb(azx_dev, SD_STS, SD_INT_MASK);
9ef04066
CL		 1342 if (!azx_dev->substream || !azx_dev->running ||
1343 !(sd_status & SD_INT_COMPLETE))
9ad593f6
TI		 1344 continue;
1345 /* check whether this IRQ is really acceptable */
fa00e046
JK		 1346 ok = azx_position_ok(chip, azx_dev);
1347 if (ok == 1) {
9ad593f6 1348 azx_dev->irq_pending = 0;
1da177e4
LT		 1349 spin_unlock(&chip->reg_lock);
1350 snd_pcm_period_elapsed(azx_dev->substream);
1351 spin_lock(&chip->reg_lock);
fa00e046 1352 } else if (ok == 0 && chip->bus && chip->bus->workq) {
9ad593f6
TI		 1353 /* bogus IRQ, process it later */
1354 azx_dev->irq_pending = 1;
6acaed38
TI		 1355 queue_work(chip->bus->workq,
1356 &chip->irq_pending_work);
1da177e4
LT		 1357 }
1358 }
1359 }
1360
1361 /* clear rirb int */
1362 status = azx_readb(chip, RIRBSTS);
1363 if (status & RIRB_INT_MASK) {
14d34f16 1364 if (status & RIRB_INT_RESPONSE) {
9477c58e 1365 if (chip->driver_caps & AZX_DCAPS_RIRB_PRE_DELAY)
14d34f16 1366 udelay(80);
1da177e4 1367 azx_update_rirb(chip);
14d34f16 1368 }
1da177e4
LT		 1369 azx_writeb(chip, RIRBSTS, RIRB_INT_MASK);
1370 }
1371
1372#if 0
1373 /* clear state status int */
1374 if (azx_readb(chip, STATESTS) & 0x04)
1375 azx_writeb(chip, STATESTS, 0x04);
1376#endif
1377 spin_unlock(&chip->reg_lock);
1378
1379 return IRQ_HANDLED;
1380}
1381
1382
675f25d4
TI		 1383/*
1384 * set up a BDL entry
1385 */
5ae763b1
TI		 1386static int setup_bdle(struct azx *chip,
1387 struct snd_pcm_substream *substream,
675f25d4
TI		 1388 struct azx_dev *azx_dev, u32 **bdlp,
1389 int ofs, int size, int with_ioc)
1390{
675f25d4
TI		 1391 u32 *bdl = *bdlp;
1392
1393 while (size > 0) {
1394 dma_addr_t addr;
1395 int chunk;
1396
1397 if (azx_dev->frags >= AZX_MAX_BDL_ENTRIES)
1398 return -EINVAL;
1399
77a23f26 1400 addr = snd_pcm_sgbuf_get_addr(substream, ofs);
675f25d4
TI		 1401 /* program the address field of the BDL entry */
1402 bdl[0] = cpu_to_le32((u32)addr);
766979e0 1403 bdl[1] = cpu_to_le32(upper_32_bits(addr));
675f25d4 1404 /* program the size field of the BDL entry */
fc4abee8 1405 chunk = snd_pcm_sgbuf_get_chunk_size(substream, ofs, size);
5ae763b1
TI		 1406 /* one BDLE cannot cross 4K boundary on CTHDA chips */
1407 if (chip->driver_caps & AZX_DCAPS_4K_BDLE_BOUNDARY) {
1408 u32 remain = 0x1000 - (ofs & 0xfff);
1409 if (chunk > remain)
1410 chunk = remain;
1411 }
675f25d4
TI		 1412 bdl[2] = cpu_to_le32(chunk);
1413 /* program the IOC to enable interrupt
1414 * only when the whole fragment is processed
1415 */
1416 size -= chunk;
1417 bdl[3] = (size || !with_ioc) ? 0 : cpu_to_le32(0x01);
1418 bdl += 4;
1419 azx_dev->frags++;
1420 ofs += chunk;
1421 }
1422 *bdlp = bdl;
1423 return ofs;
1424}
1425
1da177e4
LT		 1426/*
1427 * set up BDL entries
1428 */
555e219f
TI		 1429static int azx_setup_periods(struct azx *chip,
1430 struct snd_pcm_substream *substream,
4ce107b9 1431 struct azx_dev *azx_dev)
1da177e4 1432{
4ce107b9
TI		 1433 u32 *bdl;
1434 int i, ofs, periods, period_bytes;
555e219f 1435 int pos_adj;
1da177e4
LT		 1436
1437 /* reset BDL address */
1438 azx_sd_writel(azx_dev, SD_BDLPL, 0);
1439 azx_sd_writel(azx_dev, SD_BDLPU, 0);
1440
97b71c94 1441 period_bytes = azx_dev->period_bytes;
4ce107b9
TI		 1442 periods = azx_dev->bufsize / period_bytes;
1443
1da177e4 1444 /* program the initial BDL entries */
4ce107b9
TI		 1445 bdl = (u32 *)azx_dev->bdl.area;
1446 ofs = 0;
1447 azx_dev->frags = 0;
555e219f 1448 pos_adj = bdl_pos_adj[chip->dev_index];
915bf29e 1449 if (!azx_dev->no_period_wakeup && pos_adj > 0) {
675f25d4 1450 struct snd_pcm_runtime *runtime = substream->runtime;
e785d3d8 1451 int pos_align = pos_adj;
555e219f 1452 pos_adj = (pos_adj * runtime->rate + 47999) / 48000;
675f25d4 1453 if (!pos_adj)
e785d3d8
TI		 1454 pos_adj = pos_align;
1455 else
1456 pos_adj = ((pos_adj + pos_align - 1) / pos_align) *
1457 pos_align;
675f25d4
TI		 1458 pos_adj = frames_to_bytes(runtime, pos_adj);
1459 if (pos_adj >= period_bytes) {
445a51b3
DB		 1460 snd_printk(KERN_WARNING SFX "%s: Too big adjustment %d\n",
1461 pci_name(chip->pci), bdl_pos_adj[chip->dev_index]);
675f25d4
TI		 1462 pos_adj = 0;
1463 } else {
5ae763b1 1464 ofs = setup_bdle(chip, substream, azx_dev,
915bf29e 1465 &bdl, ofs, pos_adj, true);
675f25d4
TI		 1466 if (ofs < 0)
1467 goto error;
4ce107b9 1468 }
555e219f
TI		 1469 } else
1470 pos_adj = 0;
675f25d4
TI		 1471 for (i = 0; i < periods; i++) {
1472 if (i == periods - 1 && pos_adj)
5ae763b1 1473 ofs = setup_bdle(chip, substream, azx_dev, &bdl, ofs,
675f25d4
TI		 1474 period_bytes - pos_adj, 0);
1475 else
5ae763b1 1476 ofs = setup_bdle(chip, substream, azx_dev, &bdl, ofs,
7bb8fb70 1477 period_bytes,
915bf29e 1478 !azx_dev->no_period_wakeup);
675f25d4
TI		 1479 if (ofs < 0)
1480 goto error;
1da177e4 1481 }
4ce107b9 1482 return 0;
675f25d4
TI		 1483
1484 error:
445a51b3
DB		 1485 snd_printk(KERN_ERR SFX "%s: Too many BDL entries: buffer=%d, period=%d\n",
1486 pci_name(chip->pci), azx_dev->bufsize, period_bytes);
675f25d4 1487 return -EINVAL;
1da177e4
LT		 1488}
1489
1dddab40
TI		 1490/* reset stream */
1491static void azx_stream_reset(struct azx *chip, struct azx_dev *azx_dev)
1da177e4
LT		 1492{
1493 unsigned char val;
1494 int timeout;
1495
1dddab40
TI		 1496 azx_stream_clear(chip, azx_dev);
1497
d01ce99f
TI		 1498 azx_sd_writeb(azx_dev, SD_CTL, azx_sd_readb(azx_dev, SD_CTL) |
1499 SD_CTL_STREAM_RESET);
1da177e4
LT		 1500 udelay(3);
1501 timeout = 300;
1502 while (!((val = azx_sd_readb(azx_dev, SD_CTL)) & SD_CTL_STREAM_RESET) &&
1503 --timeout)
1504 ;
1505 val &= ~SD_CTL_STREAM_RESET;
1506 azx_sd_writeb(azx_dev, SD_CTL, val);
1507 udelay(3);
1508
1509 timeout = 300;
1510 /* waiting for hardware to report that the stream is out of reset */
1511 while (((val = azx_sd_readb(azx_dev, SD_CTL)) & SD_CTL_STREAM_RESET) &&
1512 --timeout)
1513 ;
fa00e046
JK		 1514
1515 /* reset first position - may not be synced with hw at this time */
1516 *azx_dev->posbuf = 0;
1dddab40 1517}
1da177e4 1518
1dddab40
TI		 1519/*
1520 * set up the SD for streaming
1521 */
1522static int azx_setup_controller(struct azx *chip, struct azx_dev *azx_dev)
1523{
27fe48d9 1524 unsigned int val;
1dddab40
TI		 1525 /* make sure the run bit is zero for SD */
1526 azx_stream_clear(chip, azx_dev);
1da177e4 1527 /* program the stream_tag */
27fe48d9
TI		 1528 val = azx_sd_readl(azx_dev, SD_CTL);
1529 val = (val & ~SD_CTL_STREAM_TAG_MASK) |
1530 (azx_dev->stream_tag << SD_CTL_STREAM_TAG_SHIFT);
1531 if (!azx_snoop(chip))
1532 val |= SD_CTL_TRAFFIC_PRIO;
1533 azx_sd_writel(azx_dev, SD_CTL, val);
1da177e4
LT		 1534
1535 /* program the length of samples in cyclic buffer */
1536 azx_sd_writel(azx_dev, SD_CBL, azx_dev->bufsize);
1537
1538 /* program the stream format */
1539 /* this value needs to be the same as the one programmed */
1540 azx_sd_writew(azx_dev, SD_FORMAT, azx_dev->format_val);
1541
1542 /* program the stream LVI (last valid index) of the BDL */
1543 azx_sd_writew(azx_dev, SD_LVI, azx_dev->frags - 1);
1544
1545 /* program the BDL address */
1546 /* lower BDL address */
4ce107b9 1547 azx_sd_writel(azx_dev, SD_BDLPL, (u32)azx_dev->bdl.addr);
1da177e4 1548 /* upper BDL address */
766979e0 1549 azx_sd_writel(azx_dev, SD_BDLPU, upper_32_bits(azx_dev->bdl.addr));
1da177e4 1550
0be3b5d3 1551 /* enable the position buffer */
4cb36310
DH		 1552 if (chip->position_fix[0] != POS_FIX_LPIB ||
1553 chip->position_fix[1] != POS_FIX_LPIB) {
ee9d6b9a
TI		 1554 if (!(azx_readl(chip, DPLBASE) & ICH6_DPLBASE_ENABLE))
1555 azx_writel(chip, DPLBASE,
1556 (u32)chip->posbuf.addr | ICH6_DPLBASE_ENABLE);
1557 }
c74db86b 1558
1da177e4 1559 /* set the interrupt enable bits in the descriptor control register */
d01ce99f
TI		 1560 azx_sd_writel(azx_dev, SD_CTL,
1561 azx_sd_readl(azx_dev, SD_CTL) | SD_INT_MASK);
1da177e4
LT		 1562
1563 return 0;
1564}
1565
6ce4a3bc
TI		 1566/*
1567 * Probe the given codec address
1568 */
1569static int probe_codec(struct azx *chip, int addr)
1570{
1571 unsigned int cmd = (addr << 28) | (AC_NODE_ROOT << 20) |
1572 (AC_VERB_PARAMETERS << 8) | AC_PAR_VENDOR_ID;
1573 unsigned int res;
1574
a678cdee 1575 mutex_lock(&chip->bus->cmd_mutex);
6ce4a3bc
TI		 1576 chip->probing = 1;
1577 azx_send_cmd(chip->bus, cmd);
deadff16 1578 res = azx_get_response(chip->bus, addr);
6ce4a3bc 1579 chip->probing = 0;
a678cdee 1580 mutex_unlock(&chip->bus->cmd_mutex);
6ce4a3bc
TI		 1581 if (res == -1)
1582 return -EIO;
445a51b3 1583 snd_printdd(SFX "%s: codec #%d probed OK\n", pci_name(chip->pci), addr);
6ce4a3bc
TI		 1584 return 0;
1585}
1586
33fa35ed
TI		 1587static int azx_attach_pcm_stream(struct hda_bus *bus, struct hda_codec *codec,
1588 struct hda_pcm *cpcm);
6ce4a3bc 1589static void azx_stop_chip(struct azx *chip);
1da177e4 1590
8dd78330
TI		 1591static void azx_bus_reset(struct hda_bus *bus)
1592{
1593 struct azx *chip = bus->private_data;
8dd78330
TI		 1594
1595 bus->in_reset = 1;
1596 azx_stop_chip(chip);
cd508fe5 1597 azx_init_chip(chip, 1);
65f75983 1598#ifdef CONFIG_PM
8dd78330 1599 if (chip->initialized) {
01b65bfb
TI		 1600 struct azx_pcm *p;
1601 list_for_each_entry(p, &chip->pcm_list, list)
1602 snd_pcm_suspend_all(p->pcm);
8dd78330
TI		 1603 snd_hda_suspend(chip->bus);
1604 snd_hda_resume(chip->bus);
1605 }
65f75983 1606#endif
8dd78330
TI		 1607 bus->in_reset = 0;
1608}
1609
26a6cb6c
DH		 1610static int get_jackpoll_interval(struct azx *chip)
1611{
1612 int i = jackpoll_ms[chip->dev_index];
1613 unsigned int j;
1614 if (i == 0)
1615 return 0;
1616 if (i < 50 || i > 60000)
1617 j = 0;
1618 else
1619 j = msecs_to_jiffies(i);
1620 if (j == 0)
1621 snd_printk(KERN_WARNING SFX
1622 "jackpoll_ms value out of range: %d\n", i);
1623 return j;
1624}
1625
1da177e4
LT		 1626/*
1627 * Codec initialization
1628 */
1629
2f5983f2 1630/* number of codec slots for each chipset: 0 = default slots (i.e. 4) */
48c8b0eb 1631static unsigned int azx_max_codecs[AZX_NUM_DRIVERS] = {
7445dfc1 1632 [AZX_DRIVER_NVIDIA] = 8,
f269002e 1633 [AZX_DRIVER_TERA] = 1,
a9995a35
TI		 1634};
1635
48c8b0eb 1636static int azx_codec_create(struct azx *chip, const char *model)
1da177e4
LT		 1637{
1638 struct hda_bus_template bus_temp;
34c25350
TI		 1639 int c, codecs, err;
1640 int max_slots;
1da177e4
LT		 1641
1642 memset(&bus_temp, 0, sizeof(bus_temp));
1643 bus_temp.private_data = chip;
1644 bus_temp.modelname = model;
1645 bus_temp.pci = chip->pci;
111d3af5
TI		 1646 bus_temp.ops.command = azx_send_cmd;
1647 bus_temp.ops.get_response = azx_get_response;
176d5335 1648 bus_temp.ops.attach_pcm = azx_attach_pcm_stream;
8dd78330 1649 bus_temp.ops.bus_reset = azx_bus_reset;
83012a7c 1650#ifdef CONFIG_PM
11cd41b8 1651 bus_temp.power_save = &power_save;
cb53c626
TI		 1652 bus_temp.ops.pm_notify = azx_power_notify;
1653#endif
1da177e4 1654
d01ce99f
TI		 1655 err = snd_hda_bus_new(chip->card, &bus_temp, &chip->bus);
1656 if (err < 0)
1da177e4
LT		 1657 return err;
1658
9477c58e 1659 if (chip->driver_caps & AZX_DCAPS_RIRB_DELAY) {
445a51b3 1660 snd_printd(SFX "%s: Enable delay in RIRB handling\n", pci_name(chip->pci));
dc9c8e21 1661 chip->bus->needs_damn_long_delay = 1;
9477c58e 1662 }
dc9c8e21 1663
34c25350 1664 codecs = 0;
2f5983f2
TI		 1665 max_slots = azx_max_codecs[chip->driver_type];
1666 if (!max_slots)
7445dfc1 1667 max_slots = AZX_DEFAULT_CODECS;
6ce4a3bc
TI		 1668
1669 /* First try to probe all given codec slots */
1670 for (c = 0; c < max_slots; c++) {
f1eaaeec 1671 if ((chip->codec_mask & (1 << c)) & chip->codec_probe_mask) {
6ce4a3bc
TI		 1672 if (probe_codec(chip, c) < 0) {
1673 /* Some BIOSen give you wrong codec addresses
1674 * that don't exist
1675 */
4abc1cc2 1676 snd_printk(KERN_WARNING SFX
445a51b3
DB		 1677 "%s: Codec #%d probe error; "
1678 "disabling it...\n", pci_name(chip->pci), c);
6ce4a3bc
TI		 1679 chip->codec_mask &= ~(1 << c);
1680 /* More badly, accessing to a non-existing
1681 * codec often screws up the controller chip,
2448158e 1682 * and disturbs the further communications.
6ce4a3bc
TI		 1683 * Thus if an error occurs during probing,
1684 * better to reset the controller chip to
1685 * get back to the sanity state.
1686 */
1687 azx_stop_chip(chip);
cd508fe5 1688 azx_init_chip(chip, 1);
6ce4a3bc
TI		 1689 }
1690 }
1691 }
1692
d507cd66
TI		 1693 /* AMD chipsets often cause the communication stalls upon certain
1694 * sequence like the pin-detection. It seems that forcing the synced
1695 * access works around the stall. Grrr...
1696 */
9477c58e 1697 if (chip->driver_caps & AZX_DCAPS_SYNC_WRITE) {
445a51b3
DB		 1698 snd_printd(SFX "%s: Enable sync_write for stable communication\n",
1699 pci_name(chip->pci));
d507cd66
TI		 1700 chip->bus->sync_write = 1;
1701 chip->bus->allow_bus_reset = 1;
1702 }
1703
6ce4a3bc 1704 /* Then create codec instances */
34c25350 1705 for (c = 0; c < max_slots; c++) {
f1eaaeec 1706 if ((chip->codec_mask & (1 << c)) & chip->codec_probe_mask) {
bccad14e 1707 struct hda_codec *codec;
a1e21c90 1708 err = snd_hda_codec_new(chip->bus, c, &codec);
1da177e4
LT		 1709 if (err < 0)
1710 continue;
26a6cb6c 1711 codec->jackpoll_interval = get_jackpoll_interval(chip);
2dca0bba 1712 codec->beep_mode = chip->beep_mode;
1da177e4 1713 codecs++;
19a982b6
TI		 1714 }
1715 }
1716 if (!codecs) {
445a51b3 1717 snd_printk(KERN_ERR SFX "%s: no codecs initialized\n", pci_name(chip->pci));
1da177e4
LT		 1718 return -ENXIO;
1719 }
a1e21c90
TI		 1720 return 0;
1721}
1da177e4 1722
a1e21c90 1723/* configure each codec instance */
e23e7a14 1724static int azx_codec_configure(struct azx *chip)
a1e21c90
TI		 1725{
1726 struct hda_codec *codec;
1727 list_for_each_entry(codec, &chip->bus->codec_list, list) {
1728 snd_hda_codec_configure(codec);
1729 }
1da177e4
LT		 1730 return 0;
1731}
1732
1733
1734/*
1735 * PCM support
1736 */
1737
1738/* assign a stream for the PCM */
ef18bede
WF		 1739static inline struct azx_dev *
1740azx_assign_device(struct azx *chip, struct snd_pcm_substream *substream)
1da177e4 1741{
07e4ca50 1742 int dev, i, nums;
ef18bede 1743 struct azx_dev *res = NULL;
d5cf9911
TI		 1744 /* make a non-zero unique key for the substream */
1745 int key = (substream->pcm->device << 16) | (substream->number << 2) |
1746 (substream->stream + 1);
ef18bede
WF		 1747
1748 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
07e4ca50
TI		 1749 dev = chip->playback_index_offset;
1750 nums = chip->playback_streams;
1751 } else {
1752 dev = chip->capture_index_offset;
1753 nums = chip->capture_streams;
1754 }
1755 for (i = 0; i < nums; i++, dev++)
d01ce99f 1756 if (!chip->azx_dev[dev].opened) {
ef18bede 1757 res = &chip->azx_dev[dev];
d5cf9911 1758 if (res->assigned_key == key)
ef18bede 1759 break;
1da177e4 1760 }
ef18bede
WF		 1761 if (res) {
1762 res->opened = 1;
d5cf9911 1763 res->assigned_key = key;
ef18bede
WF		 1764 }
1765 return res;
1da177e4
LT		 1766}
1767
1768/* release the assigned stream */
a98f90fd 1769static inline void azx_release_device(struct azx_dev *azx_dev)
1da177e4
LT		 1770{
1771 azx_dev->opened = 0;
1772}
1773
5d890f59
PLB		 1774static cycle_t azx_cc_read(const struct cyclecounter *cc)
1775{
1776 struct azx_dev *azx_dev = container_of(cc, struct azx_dev, azx_cc);
1777 struct snd_pcm_substream *substream = azx_dev->substream;
1778 struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
1779 struct azx *chip = apcm->chip;
1780
1781 return azx_readl(chip, WALLCLK);
1782}
1783
1784static void azx_timecounter_init(struct snd_pcm_substream *substream,
1785 bool force, cycle_t last)
1786{
1787 struct azx_dev *azx_dev = get_azx_dev(substream);
1788 struct timecounter *tc = &azx_dev->azx_tc;
1789 struct cyclecounter *cc = &azx_dev->azx_cc;
1790 u64 nsec;
1791
1792 cc->read = azx_cc_read;
1793 cc->mask = CLOCKSOURCE_MASK(32);
1794
1795 /*
1796 * Converting from 24 MHz to ns means applying a 125/3 factor.
1797 * To avoid any saturation issues in intermediate operations,
1798 * the 125 factor is applied first. The division is applied
1799 * last after reading the timecounter value.
1800 * Applying the 1/3 factor as part of the multiplication
1801 * requires at least 20 bits for a decent precision, however
1802 * overflows occur after about 4 hours or less, not a option.
1803 */
1804
1805 cc->mult = 125; /* saturation after 195 years */
1806 cc->shift = 0;
1807
1808 nsec = 0; /* audio time is elapsed time since trigger */
1809 timecounter_init(tc, cc, nsec);
1810 if (force)
1811 /*
1812 * force timecounter to use predefined value,
1813 * used for synchronized starts
1814 */
1815 tc->cycle_last = last;
1816}
1817
1818static int azx_get_wallclock_tstamp(struct snd_pcm_substream *substream,
1819 struct timespec *ts)
1820{
1821 struct azx_dev *azx_dev = get_azx_dev(substream);
1822 u64 nsec;
1823
1824 nsec = timecounter_read(&azx_dev->azx_tc);
1825 nsec = div_u64(nsec, 3); /* can be optimized */
1826
1827 *ts = ns_to_timespec(nsec);
1828
1829 return 0;
1830}
1831
a98f90fd 1832static struct snd_pcm_hardware azx_pcm_hw = {
d01ce99f
TI		 1833 .info = (SNDRV_PCM_INFO_MMAP |
1834 SNDRV_PCM_INFO_INTERLEAVED |
1da177e4
LT		 1835 SNDRV_PCM_INFO_BLOCK_TRANSFER |
1836 SNDRV_PCM_INFO_MMAP_VALID |
927fc866
PM		 1837 /* No full-resume yet implemented */
1838 /* SNDRV_PCM_INFO_RESUME |*/
850f0e52 1839 SNDRV_PCM_INFO_PAUSE |
7bb8fb70 1840 SNDRV_PCM_INFO_SYNC_START |
5d890f59 1841 SNDRV_PCM_INFO_HAS_WALL_CLOCK |
7bb8fb70 1842 SNDRV_PCM_INFO_NO_PERIOD_WAKEUP),
1da177e4
LT		 1843 .formats = SNDRV_PCM_FMTBIT_S16_LE,
1844 .rates = SNDRV_PCM_RATE_48000,
1845 .rate_min = 48000,
1846 .rate_max = 48000,
1847 .channels_min = 2,
1848 .channels_max = 2,
1849 .buffer_bytes_max = AZX_MAX_BUF_SIZE,
1850 .period_bytes_min = 128,
1851 .period_bytes_max = AZX_MAX_BUF_SIZE / 2,
1852 .periods_min = 2,
1853 .periods_max = AZX_MAX_FRAG,
1854 .fifo_size = 0,
1855};
1856
a98f90fd 1857static int azx_pcm_open(struct snd_pcm_substream *substream)
1da177e4
LT		 1858{
1859 struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
1860 struct hda_pcm_stream *hinfo = apcm->hinfo[substream->stream];
a98f90fd
TI		 1861 struct azx *chip = apcm->chip;
1862 struct azx_dev *azx_dev;
1863 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT		 1864 unsigned long flags;
1865 int err;
2ae66c26 1866 int buff_step;
1da177e4 1867
62932df8 1868 mutex_lock(&chip->open_mutex);
ef18bede 1869 azx_dev = azx_assign_device(chip, substream);
1da177e4 1870 if (azx_dev == NULL) {
62932df8 1871 mutex_unlock(&chip->open_mutex);
1da177e4
LT		 1872 return -EBUSY;
1873 }
1874 runtime->hw = azx_pcm_hw;
1875 runtime->hw.channels_min = hinfo->channels_min;
1876 runtime->hw.channels_max = hinfo->channels_max;
1877 runtime->hw.formats = hinfo->formats;
1878 runtime->hw.rates = hinfo->rates;
1879 snd_pcm_limit_hw_rates(runtime);
1880 snd_pcm_hw_constraint_integer(runtime, SNDRV_PCM_HW_PARAM_PERIODS);
5d890f59
PLB		 1881
1882 /* avoid wrap-around with wall-clock */
1883 snd_pcm_hw_constraint_minmax(runtime, SNDRV_PCM_HW_PARAM_BUFFER_TIME,
1884 20,
1885 178000000);
1886
52409aa6 1887 if (chip->align_buffer_size)
2ae66c26
PLB		 1888 /* constrain buffer sizes to be multiple of 128
1889 bytes. This is more efficient in terms of memory
1890 access but isn't required by the HDA spec and
1891 prevents users from specifying exact period/buffer
1892 sizes. For example for 44.1kHz, a period size set
1893 to 20ms will be rounded to 19.59ms. */
1894 buff_step = 128;
1895 else
1896 /* Don't enforce steps on buffer sizes, still need to
1897 be multiple of 4 bytes (HDA spec). Tested on Intel
1898 HDA controllers, may not work on all devices where
1899 option needs to be disabled */
1900 buff_step = 4;
1901
5f1545bc 1902 snd_pcm_hw_constraint_step(runtime, 0, SNDRV_PCM_HW_PARAM_BUFFER_BYTES,
2ae66c26 1903 buff_step);
5f1545bc 1904 snd_pcm_hw_constraint_step(runtime, 0, SNDRV_PCM_HW_PARAM_PERIOD_BYTES,
2ae66c26 1905 buff_step);
b4a91cf0 1906 snd_hda_power_up_d3wait(apcm->codec);
d01ce99f
TI		 1907 err = hinfo->ops.open(hinfo, apcm->codec, substream);
1908 if (err < 0) {
1da177e4 1909 azx_release_device(azx_dev);
cb53c626 1910 snd_hda_power_down(apcm->codec);
62932df8 1911 mutex_unlock(&chip->open_mutex);
1da177e4
LT		 1912 return err;
1913 }
70d321e6 1914 snd_pcm_limit_hw_rates(runtime);
aba66536
TI		 1915 /* sanity check */
1916 if (snd_BUG_ON(!runtime->hw.channels_min) ||
1917 snd_BUG_ON(!runtime->hw.channels_max) ||
1918 snd_BUG_ON(!runtime->hw.formats) ||
1919 snd_BUG_ON(!runtime->hw.rates)) {
1920 azx_release_device(azx_dev);
1921 hinfo->ops.close(hinfo, apcm->codec, substream);
1922 snd_hda_power_down(apcm->codec);
1923 mutex_unlock(&chip->open_mutex);
1924 return -EINVAL;
1925 }
5d890f59
PLB		 1926
1927 /* disable WALLCLOCK timestamps for capture streams
1928 until we figure out how to handle digital inputs */
1929 if (substream->stream == SNDRV_PCM_STREAM_CAPTURE)
1930 runtime->hw.info &= ~SNDRV_PCM_INFO_HAS_WALL_CLOCK;
1931
1da177e4
LT		 1932 spin_lock_irqsave(&chip->reg_lock, flags);
1933 azx_dev->substream = substream;
1934 azx_dev->running = 0;
1935 spin_unlock_irqrestore(&chip->reg_lock, flags);
1936
1937 runtime->private_data = azx_dev;
850f0e52 1938 snd_pcm_set_sync(substream);
62932df8 1939 mutex_unlock(&chip->open_mutex);
1da177e4
LT		 1940 return 0;
1941}
1942
a98f90fd 1943static int azx_pcm_close(struct snd_pcm_substream *substream)
1da177e4
LT		 1944{
1945 struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
1946 struct hda_pcm_stream *hinfo = apcm->hinfo[substream->stream];
a98f90fd
TI		 1947 struct azx *chip = apcm->chip;
1948 struct azx_dev *azx_dev = get_azx_dev(substream);
1da177e4
LT		 1949 unsigned long flags;
1950
62932df8 1951 mutex_lock(&chip->open_mutex);
1da177e4
LT		 1952 spin_lock_irqsave(&chip->reg_lock, flags);
1953 azx_dev->substream = NULL;
1954 azx_dev->running = 0;
1955 spin_unlock_irqrestore(&chip->reg_lock, flags);
1956 azx_release_device(azx_dev);
1957 hinfo->ops.close(hinfo, apcm->codec, substream);
cb53c626 1958 snd_hda_power_down(apcm->codec);
62932df8 1959 mutex_unlock(&chip->open_mutex);
1da177e4
LT		 1960 return 0;
1961}
1962
d01ce99f
TI		 1963static int azx_pcm_hw_params(struct snd_pcm_substream *substream,
1964 struct snd_pcm_hw_params *hw_params)
1da177e4 1965{
27fe48d9
TI		 1966 struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
1967 struct azx *chip = apcm->chip;
1968 struct snd_pcm_runtime *runtime = substream->runtime;
97b71c94 1969 struct azx_dev *azx_dev = get_azx_dev(substream);
27fe48d9 1970 int ret;
97b71c94 1971
27fe48d9 1972 mark_runtime_wc(chip, azx_dev, runtime, false);
97b71c94
TI		 1973 azx_dev->bufsize = 0;
1974 azx_dev->period_bytes = 0;
1975 azx_dev->format_val = 0;
27fe48d9 1976 ret = snd_pcm_lib_malloc_pages(substream,
d01ce99f 1977 params_buffer_bytes(hw_params));
27fe48d9
TI		 1978 if (ret < 0)
1979 return ret;
1980 mark_runtime_wc(chip, azx_dev, runtime, true);
1981 return ret;
1da177e4
LT		 1982}
1983
a98f90fd 1984static int azx_pcm_hw_free(struct snd_pcm_substream *substream)
1da177e4
LT		 1985{
1986 struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
a98f90fd 1987 struct azx_dev *azx_dev = get_azx_dev(substream);
27fe48d9
TI		 1988 struct azx *chip = apcm->chip;
1989 struct snd_pcm_runtime *runtime = substream->runtime;
1da177e4
LT		 1990 struct hda_pcm_stream *hinfo = apcm->hinfo[substream->stream];
1991
1992 /* reset BDL address */
1993 azx_sd_writel(azx_dev, SD_BDLPL, 0);
1994 azx_sd_writel(azx_dev, SD_BDLPU, 0);
1995 azx_sd_writel(azx_dev, SD_CTL, 0);
97b71c94
TI		 1996 azx_dev->bufsize = 0;
1997 azx_dev->period_bytes = 0;
1998 azx_dev->format_val = 0;
1da177e4 1999
eb541337 2000 snd_hda_codec_cleanup(apcm->codec, hinfo, substream);
1da177e4 2001
27fe48d9 2002 mark_runtime_wc(chip, azx_dev, runtime, false);
1da177e4
LT		 2003 return snd_pcm_lib_free_pages(substream);
2004}
2005
a98f90fd 2006static int azx_pcm_prepare(struct snd_pcm_substream *substream)
1da177e4
LT		 2007{
2008 struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
a98f90fd
TI		 2009 struct azx *chip = apcm->chip;
2010 struct azx_dev *azx_dev = get_azx_dev(substream);
1da177e4 2011 struct hda_pcm_stream *hinfo = apcm->hinfo[substream->stream];
a98f90fd 2012 struct snd_pcm_runtime *runtime = substream->runtime;
62b7e5e0 2013 unsigned int bufsize, period_bytes, format_val, stream_tag;
97b71c94 2014 int err;
7c935976
SW		 2015 struct hda_spdif_out *spdif =
2016 snd_hda_spdif_out_of_nid(apcm->codec, hinfo->nid);
2017 unsigned short ctls = spdif ? spdif->ctls : 0;
1da177e4 2018
fa00e046 2019 azx_stream_reset(chip, azx_dev);
97b71c94
TI		 2020 format_val = snd_hda_calc_stream_format(runtime->rate,
2021 runtime->channels,
2022 runtime->format,
32c168c8 2023 hinfo->maxbps,
7c935976 2024 ctls);
97b71c94 2025 if (!format_val) {
d01ce99f 2026 snd_printk(KERN_ERR SFX
445a51b3
DB		 2027 "%s: invalid format_val, rate=%d, ch=%d, format=%d\n",
2028 pci_name(chip->pci), runtime->rate, runtime->channels, runtime->format);
1da177e4
LT		 2029 return -EINVAL;
2030 }
2031
97b71c94
TI		 2032 bufsize = snd_pcm_lib_buffer_bytes(substream);
2033 period_bytes = snd_pcm_lib_period_bytes(substream);
2034
445a51b3
DB		 2035 snd_printdd(SFX "%s: azx_pcm_prepare: bufsize=0x%x, format=0x%x\n",
2036 pci_name(chip->pci), bufsize, format_val);
97b71c94
TI		 2037
2038 if (bufsize != azx_dev->bufsize ||
2039 period_bytes != azx_dev->period_bytes ||
915bf29e
TI		 2040 format_val != azx_dev->format_val ||
2041 runtime->no_period_wakeup != azx_dev->no_period_wakeup) {
97b71c94
TI		 2042 azx_dev->bufsize = bufsize;
2043 azx_dev->period_bytes = period_bytes;
2044 azx_dev->format_val = format_val;
915bf29e 2045 azx_dev->no_period_wakeup = runtime->no_period_wakeup;
97b71c94
TI		 2046 err = azx_setup_periods(chip, substream, azx_dev);
2047 if (err < 0)
2048 return err;
2049 }
2050
e5463720
JK		 2051 /* wallclk has 24Mhz clock source */
2052 azx_dev->period_wallclk = (((runtime->period_size * 24000) /
2053 runtime->rate) * 1000);
1da177e4
LT		 2054 azx_setup_controller(chip, azx_dev);
2055 if (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)
2056 azx_dev->fifo_size = azx_sd_readw(azx_dev, SD_FIFOSIZE) + 1;
2057 else
2058 azx_dev->fifo_size = 0;
2059
62b7e5e0
TI		 2060 stream_tag = azx_dev->stream_tag;
2061 /* CA-IBG chips need the playback stream starting from 1 */
9477c58e 2062 if ((chip->driver_caps & AZX_DCAPS_CTX_WORKAROUND) &&
62b7e5e0
TI		 2063 stream_tag > chip->capture_streams)
2064 stream_tag -= chip->capture_streams;
2065 return snd_hda_codec_prepare(apcm->codec, hinfo, stream_tag,
eb541337 2066 azx_dev->format_val, substream);
1da177e4
LT		 2067}
2068
a98f90fd 2069static int azx_pcm_trigger(struct snd_pcm_substream *substream, int cmd)
1da177e4
LT		 2070{
2071 struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
a98f90fd 2072 struct azx *chip = apcm->chip;
850f0e52
TI		 2073 struct azx_dev *azx_dev;
2074 struct snd_pcm_substream *s;
fa00e046 2075 int rstart = 0, start, nsync = 0, sbits = 0;
850f0e52 2076 int nwait, timeout;
1da177e4 2077
1a8506d4
TI		 2078 azx_dev = get_azx_dev(substream);
2079 trace_azx_pcm_trigger(chip, azx_dev, cmd);
2080
1da177e4 2081 switch (cmd) {
fa00e046
JK		 2082 case SNDRV_PCM_TRIGGER_START:
2083 rstart = 1;
1da177e4
LT		 2084 case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
2085 case SNDRV_PCM_TRIGGER_RESUME:
850f0e52 2086 start = 1;
1da177e4
LT		 2087 break;
2088 case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
47123197 2089 case SNDRV_PCM_TRIGGER_SUSPEND:
1da177e4 2090 case SNDRV_PCM_TRIGGER_STOP:
850f0e52 2091 start = 0;
1da177e4
LT		 2092 break;
2093 default:
850f0e52
TI		 2094 return -EINVAL;
2095 }
2096
2097 snd_pcm_group_for_each_entry(s, substream) {
2098 if (s->pcm->card != substream->pcm->card)
2099 continue;
2100 azx_dev = get_azx_dev(s);
2101 sbits |= 1 << azx_dev->index;
2102 nsync++;
2103 snd_pcm_trigger_done(s, substream);
2104 }
2105
2106 spin_lock(&chip->reg_lock);
172d3b20
PLB		 2107
2108 /* first, set SYNC bits of corresponding streams */
2109 if (chip->driver_caps & AZX_DCAPS_OLD_SSYNC)
2110 azx_writel(chip, OLD_SSYNC,
2111 azx_readl(chip, OLD_SSYNC) | sbits);
2112 else
2113 azx_writel(chip, SSYNC, azx_readl(chip, SSYNC) | sbits);
2114
850f0e52
TI		 2115 snd_pcm_group_for_each_entry(s, substream) {
2116 if (s->pcm->card != substream->pcm->card)
2117 continue;
2118 azx_dev = get_azx_dev(s);
e5463720
JK		 2119 if (start) {
2120 azx_dev->start_wallclk = azx_readl(chip, WALLCLK);
2121 if (!rstart)
2122 azx_dev->start_wallclk -=
2123 azx_dev->period_wallclk;
850f0e52 2124 azx_stream_start(chip, azx_dev);
e5463720 2125 } else {
850f0e52 2126 azx_stream_stop(chip, azx_dev);
e5463720 2127 }
850f0e52 2128 azx_dev->running = start;
1da177e4
LT		 2129 }
2130 spin_unlock(&chip->reg_lock);
850f0e52 2131 if (start) {
850f0e52
TI		 2132 /* wait until all FIFOs get ready */
2133 for (timeout = 5000; timeout; timeout--) {
2134 nwait = 0;
2135 snd_pcm_group_for_each_entry(s, substream) {
2136 if (s->pcm->card != substream->pcm->card)
2137 continue;
2138 azx_dev = get_azx_dev(s);
2139 if (!(azx_sd_readb(azx_dev, SD_STS) &
2140 SD_STS_FIFO_READY))
2141 nwait++;
2142 }
2143 if (!nwait)
2144 break;
2145 cpu_relax();
2146 }
2147 } else {
2148 /* wait until all RUN bits are cleared */
2149 for (timeout = 5000; timeout; timeout--) {
2150 nwait = 0;
2151 snd_pcm_group_for_each_entry(s, substream) {
2152 if (s->pcm->card != substream->pcm->card)
2153 continue;
2154 azx_dev = get_azx_dev(s);
2155 if (azx_sd_readb(azx_dev, SD_CTL) &
2156 SD_CTL_DMA_START)
2157 nwait++;
2158 }
2159 if (!nwait)
2160 break;
2161 cpu_relax();
2162 }
1da177e4 2163 }
172d3b20
PLB		 2164 spin_lock(&chip->reg_lock);
2165 /* reset SYNC bits */
2166 if (chip->driver_caps & AZX_DCAPS_OLD_SSYNC)
2167 azx_writel(chip, OLD_SSYNC,
2168 azx_readl(chip, OLD_SSYNC) & ~sbits);
2169 else
2170 azx_writel(chip, SSYNC, azx_readl(chip, SSYNC) & ~sbits);
5d890f59
PLB		 2171 if (start) {
2172 azx_timecounter_init(substream, 0, 0);
2173 if (nsync > 1) {
2174 cycle_t cycle_last;
2175
2176 /* same start cycle for master and group */
2177 azx_dev = get_azx_dev(substream);
2178 cycle_last = azx_dev->azx_tc.cycle_last;
2179
2180 snd_pcm_group_for_each_entry(s, substream) {
2181 if (s->pcm->card != substream->pcm->card)
2182 continue;
2183 azx_timecounter_init(s, 1, cycle_last);
2184 }
2185 }
2186 }
172d3b20 2187 spin_unlock(&chip->reg_lock);
850f0e52 2188 return 0;
1da177e4
LT		 2189}
2190
0e153474
JC		 2191/* get the current DMA position with correction on VIA chips */
2192static unsigned int azx_via_get_position(struct azx *chip,
2193 struct azx_dev *azx_dev)
2194{
2195 unsigned int link_pos, mini_pos, bound_pos;
2196 unsigned int mod_link_pos, mod_dma_pos, mod_mini_pos;
2197 unsigned int fifo_size;
2198
2199 link_pos = azx_sd_readl(azx_dev, SD_LPIB);
b4a655e8 2200 if (azx_dev->substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
0e153474
JC		 2201 /* Playback, no problem using link position */
2202 return link_pos;
2203 }
2204
2205 /* Capture */
2206 /* For new chipset,
2207 * use mod to get the DMA position just like old chipset
2208 */
2209 mod_dma_pos = le32_to_cpu(*azx_dev->posbuf);
2210 mod_dma_pos %= azx_dev->period_bytes;
2211
2212 /* azx_dev->fifo_size can't get FIFO size of in stream.
2213 * Get from base address + offset.
2214 */
2215 fifo_size = readw(chip->remap_addr + VIA_IN_STREAM0_FIFO_SIZE_OFFSET);
2216
2217 if (azx_dev->insufficient) {
2218 /* Link position never gather than FIFO size */
2219 if (link_pos <= fifo_size)
2220 return 0;
2221
2222 azx_dev->insufficient = 0;
2223 }
2224
2225 if (link_pos <= fifo_size)
2226 mini_pos = azx_dev->bufsize + link_pos - fifo_size;
2227 else
2228 mini_pos = link_pos - fifo_size;
2229
2230 /* Find nearest previous boudary */
2231 mod_mini_pos = mini_pos % azx_dev->period_bytes;
2232 mod_link_pos = link_pos % azx_dev->period_bytes;
2233 if (mod_link_pos >= fifo_size)
2234 bound_pos = link_pos - mod_link_pos;
2235 else if (mod_dma_pos >= mod_mini_pos)
2236 bound_pos = mini_pos - mod_mini_pos;
2237 else {
2238 bound_pos = mini_pos - mod_mini_pos + azx_dev->period_bytes;
2239 if (bound_pos >= azx_dev->bufsize)
2240 bound_pos = 0;
2241 }
2242
2243 /* Calculate real DMA position we want */
2244 return bound_pos + mod_dma_pos;
2245}
2246
9ad593f6 2247static unsigned int azx_get_position(struct azx *chip,
798cb7e8
TI		 2248 struct azx_dev *azx_dev,
2249 bool with_check)
1da177e4 2250{
1da177e4 2251 unsigned int pos;
4cb36310 2252 int stream = azx_dev->substream->stream;
1a8506d4 2253 int delay = 0;
1da177e4 2254
4cb36310
DH		 2255 switch (chip->position_fix[stream]) {
2256 case POS_FIX_LPIB:
2257 /* read LPIB */
2258 pos = azx_sd_readl(azx_dev, SD_LPIB);
2259 break;
2260 case POS_FIX_VIACOMBO:
0e153474 2261 pos = azx_via_get_position(chip, azx_dev);
4cb36310
DH		 2262 break;
2263 default:
2264 /* use the position buffer */
2265 pos = le32_to_cpu(*azx_dev->posbuf);
798cb7e8 2266 if (with_check && chip->position_fix[stream] == POS_FIX_AUTO) {
a810364a
TI		 2267 if (!pos || pos == (u32)-1) {
2268 printk(KERN_WARNING
2269 "hda-intel: Invalid position buffer, "
2270 "using LPIB read method instead.\n");
2271 chip->position_fix[stream] = POS_FIX_LPIB;
2272 pos = azx_sd_readl(azx_dev, SD_LPIB);
2273 } else
2274 chip->position_fix[stream] = POS_FIX_POSBUF;
2275 }
2276 break;
c74db86b 2277 }
4cb36310 2278
1da177e4
LT		 2279 if (pos >= azx_dev->bufsize)
2280 pos = 0;
90accc58
PLB		 2281
2282 /* calculate runtime delay from LPIB */
2283 if (azx_dev->substream->runtime &&
2284 chip->position_fix[stream] == POS_FIX_POSBUF &&
2285 (chip->driver_caps & AZX_DCAPS_COUNT_LPIB_DELAY)) {
2286 unsigned int lpib_pos = azx_sd_readl(azx_dev, SD_LPIB);
90accc58
PLB		 2287 if (stream == SNDRV_PCM_STREAM_PLAYBACK)
2288 delay = pos - lpib_pos;
2289 else
2290 delay = lpib_pos - pos;
2291 if (delay < 0)
2292 delay += azx_dev->bufsize;
2293 if (delay >= azx_dev->period_bytes) {
1f04661f 2294 snd_printk(KERN_WARNING SFX
445a51b3 2295 "%s: Unstable LPIB (%d >= %d); "
1f04661f 2296 "disabling LPIB delay counting\n",
445a51b3 2297 pci_name(chip->pci), delay, azx_dev->period_bytes);
1f04661f
TI		 2298 delay = 0;
2299 chip->driver_caps &= ~AZX_DCAPS_COUNT_LPIB_DELAY;
90accc58
PLB		 2300 }
2301 azx_dev->substream->runtime->delay =
2302 bytes_to_frames(azx_dev->substream->runtime, delay);
2303 }
1a8506d4 2304 trace_azx_get_position(chip, azx_dev, pos, delay);
9ad593f6
TI		 2305 return pos;
2306}
2307
2308static snd_pcm_uframes_t azx_pcm_pointer(struct snd_pcm_substream *substream)
2309{
2310 struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
2311 struct azx *chip = apcm->chip;
2312 struct azx_dev *azx_dev = get_azx_dev(substream);
2313 return bytes_to_frames(substream->runtime,
798cb7e8 2314 azx_get_position(chip, azx_dev, false));
9ad593f6
TI		 2315}
2316
2317/*
2318 * Check whether the current DMA position is acceptable for updating
2319 * periods. Returns non-zero if it's OK.
2320 *
2321 * Many HD-audio controllers appear pretty inaccurate about
2322 * the update-IRQ timing. The IRQ is issued before actually the
2323 * data is processed. So, we need to process it afterwords in a
2324 * workqueue.
2325 */
2326static int azx_position_ok(struct azx *chip, struct azx_dev *azx_dev)
2327{
e5463720 2328 u32 wallclk;
9ad593f6
TI		 2329 unsigned int pos;
2330
f48f606d
JK		 2331 wallclk = azx_readl(chip, WALLCLK) - azx_dev->start_wallclk;
2332 if (wallclk < (azx_dev->period_wallclk * 2) / 3)
fa00e046 2333 return -1; /* bogus (too early) interrupt */
fa00e046 2334
798cb7e8 2335 pos = azx_get_position(chip, azx_dev, true);
9ad593f6 2336
d6d8bf54
TI		 2337 if (WARN_ONCE(!azx_dev->period_bytes,
2338 "hda-intel: zero azx_dev->period_bytes"))
f48f606d 2339 return -1; /* this shouldn't happen! */
edb39935 2340 if (wallclk < (azx_dev->period_wallclk * 5) / 4 &&
f48f606d
JK		 2341 pos % azx_dev->period_bytes > azx_dev->period_bytes / 2)
2342 /* NG - it's below the first next period boundary */
2343 return bdl_pos_adj[chip->dev_index] ? 0 : -1;
edb39935 2344 azx_dev->start_wallclk += wallclk;
9ad593f6
TI		 2345 return 1; /* OK, it's fine */
2346}
2347
2348/*
2349 * The work for pending PCM period updates.
2350 */
2351static void azx_irq_pending_work(struct work_struct *work)
2352{
2353 struct azx *chip = container_of(work, struct azx, irq_pending_work);
e5463720 2354 int i, pending, ok;
9ad593f6 2355
a6a950a8
TI		 2356 if (!chip->irq_pending_warned) {
2357 printk(KERN_WARNING
2358 "hda-intel: IRQ timing workaround is activated "
2359 "for card #%d. Suggest a bigger bdl_pos_adj.\n",
2360 chip->card->number);
2361 chip->irq_pending_warned = 1;
2362 }
2363
9ad593f6
TI		 2364 for (;;) {
2365 pending = 0;
2366 spin_lock_irq(&chip->reg_lock);
2367 for (i = 0; i < chip->num_streams; i++) {
2368 struct azx_dev *azx_dev = &chip->azx_dev[i];
2369 if (!azx_dev->irq_pending ||
2370 !azx_dev->substream ||
2371 !azx_dev->running)
2372 continue;
e5463720
JK		 2373 ok = azx_position_ok(chip, azx_dev);
2374 if (ok > 0) {
9ad593f6
TI		 2375 azx_dev->irq_pending = 0;
2376 spin_unlock(&chip->reg_lock);
2377 snd_pcm_period_elapsed(azx_dev->substream);
2378 spin_lock(&chip->reg_lock);
e5463720
JK		 2379 } else if (ok < 0) {
2380 pending = 0; /* too early */
9ad593f6
TI		 2381 } else
2382 pending++;
2383 }
2384 spin_unlock_irq(&chip->reg_lock);
2385 if (!pending)
2386 return;
08af495f 2387 msleep(1);
9ad593f6
TI		 2388 }
2389}
2390
2391/* clear irq_pending flags and assure no on-going workq */
2392static void azx_clear_irq_pending(struct azx *chip)
2393{
2394 int i;
2395
2396 spin_lock_irq(&chip->reg_lock);
2397 for (i = 0; i < chip->num_streams; i++)
2398 chip->azx_dev[i].irq_pending = 0;
2399 spin_unlock_irq(&chip->reg_lock);
1da177e4
LT		 2400}
2401
27fe48d9
TI		 2402#ifdef CONFIG_X86
2403static int azx_pcm_mmap(struct snd_pcm_substream *substream,
2404 struct vm_area_struct *area)
2405{
2406 struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
2407 struct azx *chip = apcm->chip;
2408 if (!azx_snoop(chip))
2409 area->vm_page_prot = pgprot_writecombine(area->vm_page_prot);
2410 return snd_pcm_lib_default_mmap(substream, area);
2411}
2412#else
2413#define azx_pcm_mmap NULL
2414#endif
2415
a98f90fd 2416static struct snd_pcm_ops azx_pcm_ops = {
1da177e4
LT		 2417 .open = azx_pcm_open,
2418 .close = azx_pcm_close,
2419 .ioctl = snd_pcm_lib_ioctl,
2420 .hw_params = azx_pcm_hw_params,
2421 .hw_free = azx_pcm_hw_free,
2422 .prepare = azx_pcm_prepare,
2423 .trigger = azx_pcm_trigger,
2424 .pointer = azx_pcm_pointer,
5d890f59 2425 .wall_clock = azx_get_wallclock_tstamp,
27fe48d9 2426 .mmap = azx_pcm_mmap,
4ce107b9 2427 .page = snd_pcm_sgbuf_ops_page,
1da177e4
LT		 2428};
2429
a98f90fd 2430static void azx_pcm_free(struct snd_pcm *pcm)
1da177e4 2431{
176d5335
TI		 2432 struct azx_pcm *apcm = pcm->private_data;
2433 if (apcm) {
01b65bfb 2434 list_del(&apcm->list);
176d5335
TI		 2435 kfree(apcm);
2436 }
1da177e4
LT		 2437}
2438
acfa634f
TI		 2439#define MAX_PREALLOC_SIZE (32 * 1024 * 1024)
2440
176d5335 2441static int
33fa35ed
TI		 2442azx_attach_pcm_stream(struct hda_bus *bus, struct hda_codec *codec,
2443 struct hda_pcm *cpcm)
1da177e4 2444{
33fa35ed 2445 struct azx *chip = bus->private_data;
a98f90fd 2446 struct snd_pcm *pcm;
1da177e4 2447 struct azx_pcm *apcm;
176d5335 2448 int pcm_dev = cpcm->device;
acfa634f 2449 unsigned int size;
176d5335 2450 int s, err;
1da177e4 2451
01b65bfb
TI		 2452 list_for_each_entry(apcm, &chip->pcm_list, list) {
2453 if (apcm->pcm->device == pcm_dev) {
445a51b3
DB		 2454 snd_printk(KERN_ERR SFX "%s: PCM %d already exists\n",
2455 pci_name(chip->pci), pcm_dev);
01b65bfb
TI		 2456 return -EBUSY;
2457 }
176d5335
TI		 2458 }
2459 err = snd_pcm_new(chip->card, cpcm->name, pcm_dev,
2460 cpcm->stream[SNDRV_PCM_STREAM_PLAYBACK].substreams,
2461 cpcm->stream[SNDRV_PCM_STREAM_CAPTURE].substreams,
1da177e4
LT		 2462 &pcm);
2463 if (err < 0)
2464 return err;
18cb7109 2465 strlcpy(pcm->name, cpcm->name, sizeof(pcm->name));
176d5335 2466 apcm = kzalloc(sizeof(*apcm), GFP_KERNEL);
1da177e4
LT		 2467 if (apcm == NULL)
2468 return -ENOMEM;
2469 apcm->chip = chip;
01b65bfb 2470 apcm->pcm = pcm;
1da177e4 2471 apcm->codec = codec;
1da177e4
LT		 2472 pcm->private_data = apcm;
2473 pcm->private_free = azx_pcm_free;
176d5335
TI		 2474 if (cpcm->pcm_type == HDA_PCM_TYPE_MODEM)
2475 pcm->dev_class = SNDRV_PCM_CLASS_MODEM;
01b65bfb 2476 list_add_tail(&apcm->list, &chip->pcm_list);
176d5335
TI		 2477 cpcm->pcm = pcm;
2478 for (s = 0; s < 2; s++) {
2479 apcm->hinfo[s] = &cpcm->stream[s];
2480 if (cpcm->stream[s].substreams)
2481 snd_pcm_set_ops(pcm, s, &azx_pcm_ops);
2482 }
2483 /* buffer pre-allocation */
acfa634f
TI		 2484 size = CONFIG_SND_HDA_PREALLOC_SIZE * 1024;
2485 if (size > MAX_PREALLOC_SIZE)
2486 size = MAX_PREALLOC_SIZE;
4ce107b9 2487 snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV_SG,
1da177e4 2488 snd_dma_pci_data(chip->pci),
acfa634f 2489 size, MAX_PREALLOC_SIZE);
1da177e4
LT		 2490 return 0;
2491}
2492
2493/*
2494 * mixer creation - all stuff is implemented in hda module
2495 */
e23e7a14 2496static int azx_mixer_create(struct azx *chip)
1da177e4
LT		 2497{
2498 return snd_hda_build_controls(chip->bus);
2499}
2500
2501
2502/*
2503 * initialize SD streams
2504 */
e23e7a14 2505static int azx_init_stream(struct azx *chip)
1da177e4
LT		 2506{
2507 int i;
2508
2509 /* initialize each stream (aka device)
d01ce99f
TI		 2510 * assign the starting bdl address to each stream (device)
2511 * and initialize
1da177e4 2512 */
07e4ca50 2513 for (i = 0; i < chip->num_streams; i++) {
a98f90fd 2514 struct azx_dev *azx_dev = &chip->azx_dev[i];
929861c6 2515 azx_dev->posbuf = (u32 __iomem *)(chip->posbuf.area + i * 8);
1da177e4
LT		 2516 /* offset: SDI0=0x80, SDI1=0xa0, ... SDO3=0x160 */
2517 azx_dev->sd_addr = chip->remap_addr + (0x20 * i + 0x80);
2518 /* int mask: SDI0=0x01, SDI1=0x02, ... SDO3=0x80 */
2519 azx_dev->sd_int_sta_mask = 1 << i;
2520 /* stream tag: must be non-zero and unique */
2521 azx_dev->index = i;
2522 azx_dev->stream_tag = i + 1;
2523 }
2524
2525 return 0;
2526}
2527
68e7fffc
TI		 2528static int azx_acquire_irq(struct azx *chip, int do_disconnect)
2529{
437a5a46
TI		 2530 if (request_irq(chip->pci->irq, azx_interrupt,
2531 chip->msi ? 0 : IRQF_SHARED,
934c2b6d 2532 KBUILD_MODNAME, chip)) {
68e7fffc
TI		 2533 printk(KERN_ERR "hda-intel: unable to grab IRQ %d, "
2534 "disabling device\n", chip->pci->irq);
2535 if (do_disconnect)
2536 snd_card_disconnect(chip->card);
2537 return -1;
2538 }
2539 chip->irq = chip->pci->irq;
69e13418 2540 pci_intx(chip->pci, !chip->msi);
68e7fffc
TI		 2541 return 0;
2542}
2543
1da177e4 2544
cb53c626
TI		 2545static void azx_stop_chip(struct azx *chip)
2546{
95e99fda 2547 if (!chip->initialized)
cb53c626
TI		 2548 return;
2549
2550 /* disable interrupts */
2551 azx_int_disable(chip);
2552 azx_int_clear(chip);
2553
2554 /* disable CORB/RIRB */
2555 azx_free_cmd_io(chip);
2556
2557 /* disable position buffer */
2558 azx_writel(chip, DPLBASE, 0);
2559 azx_writel(chip, DPUBASE, 0);
2560
2561 chip->initialized = 0;
2562}
2563
83012a7c 2564#ifdef CONFIG_PM
cb53c626 2565/* power-up/down the controller */
68467f51 2566static void azx_power_notify(struct hda_bus *bus, bool power_up)
cb53c626 2567{
33fa35ed 2568 struct azx *chip = bus->private_data;
cb53c626 2569
2ea3c6a2
TI		 2570 if (!(chip->driver_caps & AZX_DCAPS_PM_RUNTIME))
2571 return;
2572
68467f51 2573 if (power_up)
b8dfc462
ML		 2574 pm_runtime_get_sync(&chip->pci->dev);
2575 else
2576 pm_runtime_put_sync(&chip->pci->dev);
cb53c626 2577}
65fcd41d
TI		 2578
2579static DEFINE_MUTEX(card_list_lock);
2580static LIST_HEAD(card_list);
2581
2582static void azx_add_card_list(struct azx *chip)
2583{
2584 mutex_lock(&card_list_lock);
2585 list_add(&chip->list, &card_list);
2586 mutex_unlock(&card_list_lock);
2587}
2588
2589static void azx_del_card_list(struct azx *chip)
2590{
2591 mutex_lock(&card_list_lock);
2592 list_del_init(&chip->list);
2593 mutex_unlock(&card_list_lock);
2594}
2595
2596/* trigger power-save check at writing parameter */
2597static int param_set_xint(const char *val, const struct kernel_param *kp)
2598{
2599 struct azx *chip;
2600 struct hda_codec *c;
2601 int prev = power_save;
2602 int ret = param_set_int(val, kp);
2603
2604 if (ret || prev == power_save)
2605 return ret;
2606
2607 mutex_lock(&card_list_lock);
2608 list_for_each_entry(chip, &card_list, list) {
2609 if (!chip->bus || chip->disabled)
2610 continue;
2611 list_for_each_entry(c, &chip->bus->codec_list, list)
2612 snd_hda_power_sync(c);
2613 }
2614 mutex_unlock(&card_list_lock);
2615 return 0;
2616}
2617#else
2618#define azx_add_card_list(chip) /* NOP */
2619#define azx_del_card_list(chip) /* NOP */
83012a7c 2620#endif /* CONFIG_PM */
5c0b9bec 2621
7ccbde57 2622#if defined(CONFIG_PM_SLEEP) || defined(SUPPORT_VGA_SWITCHEROO)
5c0b9bec
TI		 2623/*
2624 * power management
2625 */
68cb2b55 2626static int azx_suspend(struct device *dev)
1da177e4 2627{
68cb2b55
TI		 2628 struct pci_dev *pci = to_pci_dev(dev);
2629 struct snd_card *card = dev_get_drvdata(dev);
421a1252 2630 struct azx *chip = card->private_data;
01b65bfb 2631 struct azx_pcm *p;
1da177e4 2632
c5c21523
TI		 2633 if (chip->disabled)
2634 return 0;
2635
421a1252 2636 snd_power_change_state(card, SNDRV_CTL_POWER_D3hot);
9ad593f6 2637 azx_clear_irq_pending(chip);
01b65bfb
TI		 2638 list_for_each_entry(p, &chip->pcm_list, list)
2639 snd_pcm_suspend_all(p->pcm);
0b7a2e9c 2640 if (chip->initialized)
8dd78330 2641 snd_hda_suspend(chip->bus);
cb53c626 2642 azx_stop_chip(chip);
30b35399 2643 if (chip->irq >= 0) {
43001c95 2644 free_irq(chip->irq, chip);
30b35399
TI		 2645 chip->irq = -1;
2646 }
68e7fffc 2647 if (chip->msi)
43001c95 2648 pci_disable_msi(chip->pci);
421a1252
TI		 2649 pci_disable_device(pci);
2650 pci_save_state(pci);
68cb2b55 2651 pci_set_power_state(pci, PCI_D3hot);
1da177e4
LT		 2652 return 0;
2653}
2654
68cb2b55 2655static int azx_resume(struct device *dev)
1da177e4 2656{
68cb2b55
TI		 2657 struct pci_dev *pci = to_pci_dev(dev);
2658 struct snd_card *card = dev_get_drvdata(dev);
421a1252 2659 struct azx *chip = card->private_data;
1da177e4 2660
c5c21523
TI		 2661 if (chip->disabled)
2662 return 0;
2663
d14a7e0b
TI		 2664 pci_set_power_state(pci, PCI_D0);
2665 pci_restore_state(pci);
30b35399
TI		 2666 if (pci_enable_device(pci) < 0) {
2667 printk(KERN_ERR "hda-intel: pci_enable_device failed, "
2668 "disabling device\n");
2669 snd_card_disconnect(card);
2670 return -EIO;
2671 }
2672 pci_set_master(pci);
68e7fffc
TI		 2673 if (chip->msi)
2674 if (pci_enable_msi(pci) < 0)
2675 chip->msi = 0;
2676 if (azx_acquire_irq(chip, 1) < 0)
30b35399 2677 return -EIO;
cb53c626 2678 azx_init_pci(chip);
d804ad92 2679
7f30830b 2680 azx_init_chip(chip, 1);
d804ad92 2681
1da177e4 2682 snd_hda_resume(chip->bus);
421a1252 2683 snd_power_change_state(card, SNDRV_CTL_POWER_D0);
1da177e4
LT		 2684 return 0;
2685}
b8dfc462
ML		 2686#endif /* CONFIG_PM_SLEEP || SUPPORT_VGA_SWITCHEROO */
2687
2688#ifdef CONFIG_PM_RUNTIME
2689static int azx_runtime_suspend(struct device *dev)
2690{
2691 struct snd_card *card = dev_get_drvdata(dev);
2692 struct azx *chip = card->private_data;
2693
2ea3c6a2
TI		 2694 if (!power_save_controller ||
2695 !(chip->driver_caps & AZX_DCAPS_PM_RUNTIME))
b8dfc462
ML		 2696 return -EAGAIN;
2697
2698 azx_stop_chip(chip);
2699 azx_clear_irq_pending(chip);
2700 return 0;
2701}
2702
2703static int azx_runtime_resume(struct device *dev)
2704{
2705 struct snd_card *card = dev_get_drvdata(dev);
2706 struct azx *chip = card->private_data;
2707
2708 azx_init_pci(chip);
2709 azx_init_chip(chip, 1);
2710 return 0;
2711}
2712#endif /* CONFIG_PM_RUNTIME */
2713
2714#ifdef CONFIG_PM
2715static const struct dev_pm_ops azx_pm = {
2716 SET_SYSTEM_SLEEP_PM_OPS(azx_suspend, azx_resume)
2717 SET_RUNTIME_PM_OPS(azx_runtime_suspend, azx_runtime_resume, NULL)
2718};
2719
68cb2b55
TI		 2720#define AZX_PM_OPS &azx_pm
2721#else
68cb2b55 2722#define AZX_PM_OPS NULL
b8dfc462 2723#endif /* CONFIG_PM */
1da177e4
LT		 2724
2725
0cbf0098
TI		 2726/*
2727 * reboot notifier for hang-up problem at power-down
2728 */
2729static int azx_halt(struct notifier_block *nb, unsigned long event, void *buf)
2730{
2731 struct azx *chip = container_of(nb, struct azx, reboot_notifier);
fb8d1a34 2732 snd_hda_bus_reboot_notify(chip->bus);
0cbf0098
TI		 2733 azx_stop_chip(chip);
2734 return NOTIFY_OK;
2735}
2736
2737static void azx_notifier_register(struct azx *chip)
2738{
2739 chip->reboot_notifier.notifier_call = azx_halt;
2740 register_reboot_notifier(&chip->reboot_notifier);
2741}
2742
2743static void azx_notifier_unregister(struct azx *chip)
2744{
2745 if (chip->reboot_notifier.notifier_call)
2746 unregister_reboot_notifier(&chip->reboot_notifier);
2747}
2748
48c8b0eb
TI		 2749static int azx_first_init(struct azx *chip);
2750static int azx_probe_continue(struct azx *chip);
a82d51ed 2751
8393ec4a 2752#ifdef SUPPORT_VGA_SWITCHEROO
e23e7a14 2753static struct pci_dev *get_bound_vga(struct pci_dev *pci);
a82d51ed 2754
a82d51ed
TI		 2755static void azx_vs_set_state(struct pci_dev *pci,
2756 enum vga_switcheroo_state state)
2757{
2758 struct snd_card *card = pci_get_drvdata(pci);
2759 struct azx *chip = card->private_data;
2760 bool disabled;
2761
f4c482a4 2762 wait_for_completion(&chip->probe_wait);
a82d51ed
TI		 2763 if (chip->init_failed)
2764 return;
2765
2766 disabled = (state == VGA_SWITCHEROO_OFF);
2767 if (chip->disabled == disabled)
2768 return;
2769
2770 if (!chip->bus) {
2771 chip->disabled = disabled;
2772 if (!disabled) {
2773 snd_printk(KERN_INFO SFX
2774 "%s: Start delayed initialization\n",
2775 pci_name(chip->pci));
2776 if (azx_first_init(chip) < 0 ||
2777 azx_probe_continue(chip) < 0) {
2778 snd_printk(KERN_ERR SFX
2779 "%s: initialization error\n",
2780 pci_name(chip->pci));
2781 chip->init_failed = true;
2782 }
2783 }
2784 } else {
2785 snd_printk(KERN_INFO SFX
445a51b3
DB		 2786 "%s: %s via VGA-switcheroo\n", pci_name(chip->pci),
2787 disabled ? "Disabling" : "Enabling");
a82d51ed 2788 if (disabled) {
68cb2b55 2789 azx_suspend(&pci->dev);
a82d51ed 2790 chip->disabled = true;
128960a9 2791 if (snd_hda_lock_devices(chip->bus))
445a51b3
DB		 2792 snd_printk(KERN_WARNING SFX "%s: Cannot lock devices!\n",
2793 pci_name(chip->pci));
a82d51ed
TI		 2794 } else {
2795 snd_hda_unlock_devices(chip->bus);
2796 chip->disabled = false;
68cb2b55 2797 azx_resume(&pci->dev);
a82d51ed
TI		 2798 }
2799 }
2800}
2801
2802static bool azx_vs_can_switch(struct pci_dev *pci)
2803{
2804 struct snd_card *card = pci_get_drvdata(pci);
2805 struct azx *chip = card->private_data;
2806
f4c482a4 2807 wait_for_completion(&chip->probe_wait);
a82d51ed
TI		 2808 if (chip->init_failed)
2809 return false;
2810 if (chip->disabled || !chip->bus)
2811 return true;
2812 if (snd_hda_lock_devices(chip->bus))
2813 return false;
2814 snd_hda_unlock_devices(chip->bus);
2815 return true;
2816}
2817
e23e7a14 2818static void init_vga_switcheroo(struct azx *chip)
a82d51ed
TI		 2819{
2820 struct pci_dev *p = get_bound_vga(chip->pci);
2821 if (p) {
2822 snd_printk(KERN_INFO SFX
2823 "%s: Handle VGA-switcheroo audio client\n",
2824 pci_name(chip->pci));
2825 chip->use_vga_switcheroo = 1;
2826 pci_dev_put(p);
2827 }
2828}
2829
2830static const struct vga_switcheroo_client_ops azx_vs_ops = {
2831 .set_gpu_state = azx_vs_set_state,
2832 .can_switch = azx_vs_can_switch,
2833};
2834
e23e7a14 2835static int register_vga_switcheroo(struct azx *chip)
a82d51ed 2836{
128960a9
TI		 2837 int err;
2838
a82d51ed
TI		 2839 if (!chip->use_vga_switcheroo)
2840 return 0;
2841 /* FIXME: currently only handling DIS controller
2842 * is there any machine with two switchable HDMI audio controllers?
2843 */
128960a9 2844 err = vga_switcheroo_register_audio_client(chip->pci, &azx_vs_ops,
a82d51ed
TI		 2845 VGA_SWITCHEROO_DIS,
2846 chip->bus != NULL);
128960a9
TI		 2847 if (err < 0)
2848 return err;
2849 chip->vga_switcheroo_registered = 1;
2850 return 0;
a82d51ed
TI		 2851}
2852#else
2853#define init_vga_switcheroo(chip) /* NOP */
2854#define register_vga_switcheroo(chip) 0
8393ec4a 2855#define check_hdmi_disabled(pci) false
a82d51ed
TI		 2856#endif /* SUPPORT_VGA_SWITCHER */
2857
1da177e4
LT		 2858/*
2859 * destructor
2860 */
a98f90fd 2861static int azx_free(struct azx *chip)
1da177e4 2862{
4ce107b9
TI		 2863 int i;
2864
65fcd41d
TI		 2865 azx_del_card_list(chip);
2866
0cbf0098
TI		 2867 azx_notifier_unregister(chip);
2868
f4c482a4
TI		 2869 chip->init_failed = 1; /* to be sure */
2870 complete(&chip->probe_wait);
2871
a82d51ed
TI		 2872 if (use_vga_switcheroo(chip)) {
2873 if (chip->disabled && chip->bus)
2874 snd_hda_unlock_devices(chip->bus);
128960a9
TI		 2875 if (chip->vga_switcheroo_registered)
2876 vga_switcheroo_unregister_client(chip->pci);
a82d51ed
TI		 2877 }
2878
ce43fbae 2879 if (chip->initialized) {
9ad593f6 2880 azx_clear_irq_pending(chip);
07e4ca50 2881 for (i = 0; i < chip->num_streams; i++)
1da177e4 2882 azx_stream_stop(chip, &chip->azx_dev[i]);
cb53c626 2883 azx_stop_chip(chip);
1da177e4
LT		 2884 }
2885
f000fd80 2886 if (chip->irq >= 0)
1da177e4 2887 free_irq(chip->irq, (void*)chip);
68e7fffc 2888 if (chip->msi)
30b35399 2889 pci_disable_msi(chip->pci);
f079c25a
TI		 2890 if (chip->remap_addr)
2891 iounmap(chip->remap_addr);
1da177e4 2892
4ce107b9
TI		 2893 if (chip->azx_dev) {
2894 for (i = 0; i < chip->num_streams; i++)
27fe48d9
TI		 2895 if (chip->azx_dev[i].bdl.area) {
2896 mark_pages_wc(chip, &chip->azx_dev[i].bdl, false);
4ce107b9 2897 snd_dma_free_pages(&chip->azx_dev[i].bdl);
27fe48d9 2898 }
4ce107b9 2899 }
27fe48d9
TI		 2900 if (chip->rb.area) {
2901 mark_pages_wc(chip, &chip->rb, false);
1da177e4 2902 snd_dma_free_pages(&chip->rb);
27fe48d9
TI		 2903 }
2904 if (chip->posbuf.area) {
2905 mark_pages_wc(chip, &chip->posbuf, false);
1da177e4 2906 snd_dma_free_pages(&chip->posbuf);
27fe48d9 2907 }
a82d51ed
TI		 2908 if (chip->region_requested)
2909 pci_release_regions(chip->pci);
1da177e4 2910 pci_disable_device(chip->pci);
07e4ca50 2911 kfree(chip->azx_dev);
4918cdab
TI		 2912#ifdef CONFIG_SND_HDA_PATCH_LOADER
2913 if (chip->fw)
2914 release_firmware(chip->fw);
2915#endif
1da177e4
LT		 2916 kfree(chip);
2917
2918 return 0;
2919}
2920
a98f90fd 2921static int azx_dev_free(struct snd_device *device)
1da177e4
LT		 2922{
2923 return azx_free(device->device_data);
2924}
2925
8393ec4a 2926#ifdef SUPPORT_VGA_SWITCHEROO
9121947d
TI		 2927/*
2928 * Check of disabled HDMI controller by vga-switcheroo
2929 */
e23e7a14 2930static struct pci_dev *get_bound_vga(struct pci_dev *pci)
9121947d
TI		 2931{
2932 struct pci_dev *p;
2933
2934 /* check only discrete GPU */
2935 switch (pci->vendor) {
2936 case PCI_VENDOR_ID_ATI:
2937 case PCI_VENDOR_ID_AMD:
2938 case PCI_VENDOR_ID_NVIDIA:
2939 if (pci->devfn == 1) {
2940 p = pci_get_domain_bus_and_slot(pci_domain_nr(pci->bus),
2941 pci->bus->number, 0);
2942 if (p) {
2943 if ((p->class >> 8) == PCI_CLASS_DISPLAY_VGA)
2944 return p;
2945 pci_dev_put(p);
2946 }
2947 }
2948 break;
2949 }
2950 return NULL;
2951}
2952
e23e7a14 2953static bool check_hdmi_disabled(struct pci_dev *pci)
9121947d
TI		 2954{
2955 bool vga_inactive = false;
2956 struct pci_dev *p = get_bound_vga(pci);
2957
2958 if (p) {
12b78a7f 2959 if (vga_switcheroo_get_client_state(p) == VGA_SWITCHEROO_OFF)
9121947d
TI		 2960 vga_inactive = true;
2961 pci_dev_put(p);
2962 }
2963 return vga_inactive;
2964}
8393ec4a 2965#endif /* SUPPORT_VGA_SWITCHEROO */
9121947d 2966
3372a153
TI		 2967/*
2968 * white/black-listing for position_fix
2969 */
e23e7a14 2970static struct snd_pci_quirk position_fix_list[] = {
d2e1c973
TI		 2971 SND_PCI_QUIRK(0x1028, 0x01cc, "Dell D820", POS_FIX_LPIB),
2972 SND_PCI_QUIRK(0x1028, 0x01de, "Dell Precision 390", POS_FIX_LPIB),
2f703e7a 2973 SND_PCI_QUIRK(0x103c, 0x306d, "HP dv3", POS_FIX_LPIB),
d2e1c973 2974 SND_PCI_QUIRK(0x1043, 0x813d, "ASUS P5AD2", POS_FIX_LPIB),
dd37f8e8 2975 SND_PCI_QUIRK(0x1043, 0x81b3, "ASUS", POS_FIX_LPIB),
9f75c1b1 2976 SND_PCI_QUIRK(0x1043, 0x81e7, "ASUS M2V", POS_FIX_LPIB),
e96d3127 2977 SND_PCI_QUIRK(0x104d, 0x9069, "Sony VPCS11V9E", POS_FIX_LPIB),
b01de4fb 2978 SND_PCI_QUIRK(0x10de, 0xcb89, "Macbook Pro 7,1", POS_FIX_LPIB),
61bb42c3 2979 SND_PCI_QUIRK(0x1297, 0x3166, "Shuttle", POS_FIX_LPIB),
9ec8ddad 2980 SND_PCI_QUIRK(0x1458, 0xa022, "ga-ma770-ud3", POS_FIX_LPIB),
45d4ebf1 2981 SND_PCI_QUIRK(0x1462, 0x1002, "MSI Wind U115", POS_FIX_LPIB),
8815cd03 2982 SND_PCI_QUIRK(0x1565, 0x8218, "Biostar Microtech", POS_FIX_LPIB),
b90c0764 2983 SND_PCI_QUIRK(0x1849, 0x0888, "775Dual-VSTA", POS_FIX_LPIB),
0e0280dc 2984 SND_PCI_QUIRK(0x8086, 0x2503, "DG965OT AAD63733-203", POS_FIX_LPIB),
3372a153
TI		 2985 {}
2986};
2987
e23e7a14 2988static int check_position_fix(struct azx *chip, int fix)
3372a153
TI		 2989{
2990 const struct snd_pci_quirk *q;
2991
c673ba1c 2992 switch (fix) {
1dac6695 2993 case POS_FIX_AUTO:
c673ba1c
TI		 2994 case POS_FIX_LPIB:
2995 case POS_FIX_POSBUF:
4cb36310 2996 case POS_FIX_VIACOMBO:
a6f2fd55 2997 case POS_FIX_COMBO:
c673ba1c
TI		 2998 return fix;
2999 }
3000
c673ba1c
TI		 3001 q = snd_pci_quirk_lookup(chip->pci, position_fix_list);
3002 if (q) {
3003 printk(KERN_INFO
3004 "hda_intel: position_fix set to %d "
3005 "for device %04x:%04x\n",
3006 q->value, q->subvendor, q->subdevice);
3007 return q->value;
3372a153 3008 }
bdd9ef24
DH		 3009
3010 /* Check VIA/ATI HD Audio Controller exist */
9477c58e 3011 if (chip->driver_caps & AZX_DCAPS_POSFIX_VIA) {
445a51b3 3012 snd_printd(SFX "%s: Using VIACOMBO position fix\n", pci_name(chip->pci));
bdd9ef24 3013 return POS_FIX_VIACOMBO;
9477c58e
TI		 3014 }
3015 if (chip->driver_caps & AZX_DCAPS_POSFIX_LPIB) {
445a51b3 3016 snd_printd(SFX "%s: Using LPIB position fix\n", pci_name(chip->pci));
50e3bbf9 3017 return POS_FIX_LPIB;
bdd9ef24 3018 }
c673ba1c 3019 return POS_FIX_AUTO;
3372a153
TI		 3020}
3021
669ba27a
TI		 3022/*
3023 * black-lists for probe_mask
3024 */
e23e7a14 3025static struct snd_pci_quirk probe_mask_list[] = {
669ba27a
TI		 3026 /* Thinkpad often breaks the controller communication when accessing
3027 * to the non-working (or non-existing) modem codec slot.
3028 */
3029 SND_PCI_QUIRK(0x1014, 0x05b7, "Thinkpad Z60", 0x01),
3030 SND_PCI_QUIRK(0x17aa, 0x2010, "Thinkpad X/T/R60", 0x01),
3031 SND_PCI_QUIRK(0x17aa, 0x20ac, "Thinkpad X/T/R61", 0x01),
0edb9454
TI		 3032 /* broken BIOS */
3033 SND_PCI_QUIRK(0x1028, 0x20ac, "Dell Studio Desktop", 0x01),
ef1681d8
TI		 3034 /* including bogus ALC268 in slot#2 that conflicts with ALC888 */
3035 SND_PCI_QUIRK(0x17c0, 0x4085, "Medion MD96630", 0x01),
20db7cb0 3036 /* forced codec slots */
93574844 3037 SND_PCI_QUIRK(0x1043, 0x1262, "ASUS W5Fm", 0x103),
20db7cb0 3038 SND_PCI_QUIRK(0x1046, 0x1262, "ASUS W5F", 0x103),
f3af9051
JK		 3039 /* WinFast VP200 H (Teradici) user reported broken communication */
3040 SND_PCI_QUIRK(0x3a21, 0x040d, "WinFast VP200 H", 0x101),
669ba27a
TI		 3041 {}
3042};
3043
f1eaaeec
TI		 3044#define AZX_FORCE_CODEC_MASK 0x100
3045
e23e7a14 3046static void check_probe_mask(struct azx *chip, int dev)
669ba27a
TI		 3047{
3048 const struct snd_pci_quirk *q;
3049
f1eaaeec
TI		 3050 chip->codec_probe_mask = probe_mask[dev];
3051 if (chip->codec_probe_mask == -1) {
669ba27a
TI		 3052 q = snd_pci_quirk_lookup(chip->pci, probe_mask_list);
3053 if (q) {
3054 printk(KERN_INFO
3055 "hda_intel: probe_mask set to 0x%x "
3056 "for device %04x:%04x\n",
3057 q->value, q->subvendor, q->subdevice);
f1eaaeec 3058 chip->codec_probe_mask = q->value;
669ba27a
TI		 3059 }
3060 }
f1eaaeec
TI		 3061
3062 /* check forced option */
3063 if (chip->codec_probe_mask != -1 &&
3064 (chip->codec_probe_mask & AZX_FORCE_CODEC_MASK)) {
3065 chip->codec_mask = chip->codec_probe_mask & 0xff;
3066 printk(KERN_INFO "hda_intel: codec_mask forced to 0x%x\n",
3067 chip->codec_mask);
3068 }
669ba27a
TI		 3069}
3070
4d8e22e0 3071/*
71623855 3072 * white/black-list for enable_msi
4d8e22e0 3073 */
e23e7a14 3074static struct snd_pci_quirk msi_black_list[] = {
9dc8398b 3075 SND_PCI_QUIRK(0x1043, 0x81f2, "ASUS", 0), /* Athlon64 X2 + nvidia */
0a27fcfa 3076 SND_PCI_QUIRK(0x1043, 0x81f6, "ASUS", 0), /* nvidia */
ecd21626 3077 SND_PCI_QUIRK(0x1043, 0x822d, "ASUS", 0), /* Athlon64 X2 + nvidia MCP55 */
4193d13b 3078 SND_PCI_QUIRK(0x1849, 0x0888, "ASRock", 0), /* Athlon64 X2 + nvidia */
3815595e 3079 SND_PCI_QUIRK(0xa0a0, 0x0575, "Aopen MZ915-M", 0), /* ICH6 */
4d8e22e0
TI		 3080 {}
3081};
3082
e23e7a14 3083static void check_msi(struct azx *chip)
4d8e22e0
TI		 3084{
3085 const struct snd_pci_quirk *q;
3086
71623855
TI		 3087 if (enable_msi >= 0) {
3088 chip->msi = !!enable_msi;
4d8e22e0 3089 return;
71623855
TI		 3090 }
3091 chip->msi = 1; /* enable MSI as default */
3092 q = snd_pci_quirk_lookup(chip->pci, msi_black_list);
4d8e22e0
TI		 3093 if (q) {
3094 printk(KERN_INFO
3095 "hda_intel: msi for device %04x:%04x set to %d\n",
3096 q->subvendor, q->subdevice, q->value);
3097 chip->msi = q->value;
80c43ed7
TI		 3098 return;
3099 }
3100
3101 /* NVidia chipsets seem to cause troubles with MSI */
9477c58e
TI		 3102 if (chip->driver_caps & AZX_DCAPS_NO_MSI) {
3103 printk(KERN_INFO "hda_intel: Disabling MSI\n");
80c43ed7 3104 chip->msi = 0;
4d8e22e0
TI		 3105 }
3106}
3107
a1585d76 3108/* check the snoop mode availability */
e23e7a14 3109static void azx_check_snoop_available(struct azx *chip)
a1585d76
TI		 3110{
3111 bool snoop = chip->snoop;
3112
3113 switch (chip->driver_type) {
3114 case AZX_DRIVER_VIA:
3115 /* force to non-snoop mode for a new VIA controller
3116 * when BIOS is set
3117 */
3118 if (snoop) {
3119 u8 val;
3120 pci_read_config_byte(chip->pci, 0x42, &val);
3121 if (!(val & 0x80) && chip->pci->revision == 0x30)
3122 snoop = false;
3123 }
3124 break;
3125 case AZX_DRIVER_ATIHDMI_NS:
3126 /* new ATI HDMI requires non-snoop */
3127 snoop = false;
3128 break;
3129 }
3130
3131 if (snoop != chip->snoop) {
445a51b3
DB		 3132 snd_printk(KERN_INFO SFX "%s: Force to %s mode\n",
3133 pci_name(chip->pci), snoop ? "snoop" : "non-snoop");
a1585d76
TI		 3134 chip->snoop = snoop;
3135 }
3136}
669ba27a 3137
1da177e4
LT		 3138/*
3139 * constructor
3140 */
e23e7a14
BP		 3141static int azx_create(struct snd_card *card, struct pci_dev *pci,
3142 int dev, unsigned int driver_caps,
3143 struct azx **rchip)
1da177e4 3144{
a98f90fd 3145 static struct snd_device_ops ops = {
1da177e4
LT		 3146 .dev_free = azx_dev_free,
3147 };
a82d51ed
TI		 3148 struct azx *chip;
3149 int err;
1da177e4
LT		 3150
3151 *rchip = NULL;
bcd72003 3152
927fc866
PM		 3153 err = pci_enable_device(pci);
3154 if (err < 0)
1da177e4
LT		 3155 return err;
3156
e560d8d8 3157 chip = kzalloc(sizeof(*chip), GFP_KERNEL);
927fc866 3158 if (!chip) {
445a51b3 3159 snd_printk(KERN_ERR SFX "%s: Cannot allocate chip\n", pci_name(pci));
1da177e4
LT		 3160 pci_disable_device(pci);
3161 return -ENOMEM;
3162 }
3163
3164 spin_lock_init(&chip->reg_lock);
62932df8 3165 mutex_init(&chip->open_mutex);
1da177e4
LT		 3166 chip->card = card;
3167 chip->pci = pci;
3168 chip->irq = -1;
9477c58e
TI		 3169 chip->driver_caps = driver_caps;
3170 chip->driver_type = driver_caps & 0xff;
4d8e22e0 3171 check_msi(chip);
555e219f 3172 chip->dev_index = dev;
9ad593f6 3173 INIT_WORK(&chip->irq_pending_work, azx_irq_pending_work);
01b65bfb 3174 INIT_LIST_HEAD(&chip->pcm_list);
65fcd41d 3175 INIT_LIST_HEAD(&chip->list);
a82d51ed 3176 init_vga_switcheroo(chip);
f4c482a4 3177 init_completion(&chip->probe_wait);
1da177e4 3178
beaffc39
SG		 3179 chip->position_fix[0] = chip->position_fix[1] =
3180 check_position_fix(chip, position_fix[dev]);
a6f2fd55
TI		 3181 /* combo mode uses LPIB for playback */
3182 if (chip->position_fix[0] == POS_FIX_COMBO) {
3183 chip->position_fix[0] = POS_FIX_LPIB;
3184 chip->position_fix[1] = POS_FIX_AUTO;
3185 }
3186
5aba4f8e 3187 check_probe_mask(chip, dev);
3372a153 3188
27346166 3189 chip->single_cmd = single_cmd;
27fe48d9 3190 chip->snoop = hda_snoop;
a1585d76 3191 azx_check_snoop_available(chip);
c74db86b 3192
5c0d7bc1
TI		 3193 if (bdl_pos_adj[dev] < 0) {
3194 switch (chip->driver_type) {
0c6341ac 3195 case AZX_DRIVER_ICH:
32679f95 3196 case AZX_DRIVER_PCH:
0c6341ac 3197 bdl_pos_adj[dev] = 1;
5c0d7bc1
TI		 3198 break;
3199 default:
0c6341ac 3200 bdl_pos_adj[dev] = 32;
5c0d7bc1
TI		 3201 break;
3202 }
3203 }
3204
a82d51ed
TI		 3205 err = snd_device_new(card, SNDRV_DEV_LOWLEVEL, chip, &ops);
3206 if (err < 0) {
445a51b3
DB		 3207 snd_printk(KERN_ERR SFX "%s: Error creating device [card]!\n",
3208 pci_name(chip->pci));
a82d51ed
TI		 3209 azx_free(chip);
3210 return err;
3211 }
3212
3213 *rchip = chip;
3214 return 0;
3215}
3216
48c8b0eb 3217static int azx_first_init(struct azx *chip)
a82d51ed
TI		 3218{
3219 int dev = chip->dev_index;
3220 struct pci_dev *pci = chip->pci;
3221 struct snd_card *card = chip->card;
3222 int i, err;
3223 unsigned short gcap;
3224
07e4ca50
TI		 3225#if BITS_PER_LONG != 64
3226 /* Fix up base address on ULI M5461 */
3227 if (chip->driver_type == AZX_DRIVER_ULI) {
3228 u16 tmp3;
3229 pci_read_config_word(pci, 0x40, &tmp3);
3230 pci_write_config_word(pci, 0x40, tmp3 | 0x10);
3231 pci_write_config_dword(pci, PCI_BASE_ADDRESS_1, 0);
3232 }
3233#endif
3234
927fc866 3235 err = pci_request_regions(pci, "ICH HD audio");
a82d51ed 3236 if (err < 0)
1da177e4 3237 return err;
a82d51ed 3238 chip->region_requested = 1;
1da177e4 3239
927fc866 3240 chip->addr = pci_resource_start(pci, 0);
2f5ad54e 3241 chip->remap_addr = pci_ioremap_bar(pci, 0);
1da177e4 3242 if (chip->remap_addr == NULL) {
445a51b3 3243 snd_printk(KERN_ERR SFX "%s: ioremap error\n", pci_name(chip->pci));
a82d51ed 3244 return -ENXIO;
1da177e4
LT		 3245 }
3246
68e7fffc
TI		 3247 if (chip->msi)
3248 if (pci_enable_msi(pci) < 0)
3249 chip->msi = 0;
7376d013 3250
a82d51ed
TI		 3251 if (azx_acquire_irq(chip, 0) < 0)
3252 return -EBUSY;
1da177e4
LT		 3253
3254 pci_set_master(pci);
3255 synchronize_irq(chip->irq);
3256
bcd72003 3257 gcap = azx_readw(chip, GCAP);
445a51b3 3258 snd_printdd(SFX "%s: chipset global capabilities = 0x%x\n", pci_name(chip->pci), gcap);
bcd72003 3259
dc4c2e6b 3260 /* disable SB600 64bit support for safety */
9477c58e 3261 if (chip->pci->vendor == PCI_VENDOR_ID_ATI) {
dc4c2e6b
AB		 3262 struct pci_dev *p_smbus;
3263 p_smbus = pci_get_device(PCI_VENDOR_ID_ATI,
3264 PCI_DEVICE_ID_ATI_SBX00_SMBUS,
3265 NULL);
3266 if (p_smbus) {
3267 if (p_smbus->revision < 0x30)
3268 gcap &= ~ICH6_GCAP_64OK;
3269 pci_dev_put(p_smbus);
3270 }
3271 }
09240cf4 3272
9477c58e
TI		 3273 /* disable 64bit DMA address on some devices */
3274 if (chip->driver_caps & AZX_DCAPS_NO_64BIT) {
445a51b3 3275 snd_printd(SFX "%s: Disabling 64bit DMA\n", pci_name(chip->pci));
396087ea 3276 gcap &= ~ICH6_GCAP_64OK;
9477c58e 3277 }
396087ea 3278
2ae66c26 3279 /* disable buffer size rounding to 128-byte multiples if supported */
7bfe059e
TI		 3280 if (align_buffer_size >= 0)
3281 chip->align_buffer_size = !!align_buffer_size;
3282 else {
3283 if (chip->driver_caps & AZX_DCAPS_BUFSIZE)
3284 chip->align_buffer_size = 0;
3285 else if (chip->driver_caps & AZX_DCAPS_ALIGN_BUFSIZE)
3286 chip->align_buffer_size = 1;
3287 else
3288 chip->align_buffer_size = 1;
3289 }
2ae66c26 3290
cf7aaca8 3291 /* allow 64bit DMA address if supported by H/W */
b21fadb9 3292 if ((gcap & ICH6_GCAP_64OK) && !pci_set_dma_mask(pci, DMA_BIT_MASK(64)))
e930438c 3293 pci_set_consistent_dma_mask(pci, DMA_BIT_MASK(64));
09240cf4 3294 else {
e930438c
YH		 3295 pci_set_dma_mask(pci, DMA_BIT_MASK(32));
3296 pci_set_consistent_dma_mask(pci, DMA_BIT_MASK(32));
09240cf4 3297 }
cf7aaca8 3298
8b6ed8e7
TI		 3299 /* read number of streams from GCAP register instead of using
3300 * hardcoded value
3301 */
3302 chip->capture_streams = (gcap >> 8) & 0x0f;
3303 chip->playback_streams = (gcap >> 12) & 0x0f;
3304 if (!chip->playback_streams && !chip->capture_streams) {
bcd72003
TD		 3305 /* gcap didn't give any info, switching to old method */
3306
3307 switch (chip->driver_type) {
3308 case AZX_DRIVER_ULI:
3309 chip->playback_streams = ULI_NUM_PLAYBACK;
3310 chip->capture_streams = ULI_NUM_CAPTURE;
bcd72003
TD		 3311 break;
3312 case AZX_DRIVER_ATIHDMI:
1815b34a 3313 case AZX_DRIVER_ATIHDMI_NS:
bcd72003
TD		 3314 chip->playback_streams = ATIHDMI_NUM_PLAYBACK;
3315 chip->capture_streams = ATIHDMI_NUM_CAPTURE;
bcd72003 3316 break;
c4da29ca 3317 case AZX_DRIVER_GENERIC:
bcd72003
TD		 3318 default:
3319 chip->playback_streams = ICH6_NUM_PLAYBACK;
3320 chip->capture_streams = ICH6_NUM_CAPTURE;
bcd72003
TD		 3321 break;
3322 }
07e4ca50 3323 }
8b6ed8e7
TI		 3324 chip->capture_index_offset = 0;
3325 chip->playback_index_offset = chip->capture_streams;
07e4ca50 3326 chip->num_streams = chip->playback_streams + chip->capture_streams;
d01ce99f
TI		 3327 chip->azx_dev = kcalloc(chip->num_streams, sizeof(*chip->azx_dev),
3328 GFP_KERNEL);
927fc866 3329 if (!chip->azx_dev) {
445a51b3 3330 snd_printk(KERN_ERR SFX "%s: cannot malloc azx_dev\n", pci_name(chip->pci));
a82d51ed 3331 return -ENOMEM;
07e4ca50
TI		 3332 }
3333
4ce107b9
TI		 3334 for (i = 0; i < chip->num_streams; i++) {
3335 /* allocate memory for the BDL for each stream */
3336 err = snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV,
3337 snd_dma_pci_data(chip->pci),
3338 BDL_SIZE, &chip->azx_dev[i].bdl);
3339 if (err < 0) {
445a51b3 3340 snd_printk(KERN_ERR SFX "%s: cannot allocate BDL\n", pci_name(chip->pci));
a82d51ed 3341 return -ENOMEM;
4ce107b9 3342 }
27fe48d9 3343 mark_pages_wc(chip, &chip->azx_dev[i].bdl, true);
1da177e4 3344 }
0be3b5d3 3345 /* allocate memory for the position buffer */
d01ce99f
TI		 3346 err = snd_dma_alloc_pages(SNDRV_DMA_TYPE_DEV,
3347 snd_dma_pci_data(chip->pci),
3348 chip->num_streams * 8, &chip->posbuf);
3349 if (err < 0) {
445a51b3 3350 snd_printk(KERN_ERR SFX "%s: cannot allocate posbuf\n", pci_name(chip->pci));
a82d51ed 3351 return -ENOMEM;
1da177e4 3352 }
27fe48d9 3353 mark_pages_wc(chip, &chip->posbuf, true);
1da177e4 3354 /* allocate CORB/RIRB */
81740861
TI		 3355 err = azx_alloc_cmd_io(chip);
3356 if (err < 0)
a82d51ed 3357 return err;
1da177e4
LT		 3358
3359 /* initialize streams */
3360 azx_init_stream(chip);
3361
3362 /* initialize chip */
cb53c626 3363 azx_init_pci(chip);
10e77dda 3364 azx_init_chip(chip, (probe_only[dev] & 2) == 0);
1da177e4
LT		 3365
3366 /* codec detection */
927fc866 3367 if (!chip->codec_mask) {
445a51b3 3368 snd_printk(KERN_ERR SFX "%s: no codecs found!\n", pci_name(chip->pci));
a82d51ed 3369 return -ENODEV;
1da177e4
LT		 3370 }
3371
07e4ca50 3372 strcpy(card->driver, "HDA-Intel");
18cb7109
TI		 3373 strlcpy(card->shortname, driver_short_names[chip->driver_type],
3374 sizeof(card->shortname));
3375 snprintf(card->longname, sizeof(card->longname),
3376 "%s at 0x%lx irq %i",
3377 card->shortname, chip->addr, chip->irq);
07e4ca50 3378
1da177e4 3379 return 0;
1da177e4
LT		 3380}
3381
cb53c626
TI		 3382static void power_down_all_codecs(struct azx *chip)
3383{
83012a7c 3384#ifdef CONFIG_PM
cb53c626
TI		 3385 /* The codecs were powered up in snd_hda_codec_new().
3386 * Now all initialization done, so turn them down if possible
3387 */
3388 struct hda_codec *codec;
3389 list_for_each_entry(codec, &chip->bus->codec_list, list) {
3390 snd_hda_power_down(codec);
3391 }
3392#endif
3393}
3394
97c6a3d1 3395#ifdef CONFIG_SND_HDA_PATCH_LOADER
5cb543db
TI		 3396/* callback from request_firmware_nowait() */
3397static void azx_firmware_cb(const struct firmware *fw, void *context)
3398{
3399 struct snd_card *card = context;
3400 struct azx *chip = card->private_data;
3401 struct pci_dev *pci = chip->pci;
3402
3403 if (!fw) {
445a51b3
DB		 3404 snd_printk(KERN_ERR SFX "%s: Cannot load firmware, aborting\n",
3405 pci_name(chip->pci));
5cb543db
TI		 3406 goto error;
3407 }
3408
3409 chip->fw = fw;
3410 if (!chip->disabled) {
3411 /* continue probing */
3412 if (azx_probe_continue(chip))
3413 goto error;
3414 }
3415 return; /* OK */
3416
3417 error:
3418 snd_card_free(card);
3419 pci_set_drvdata(pci, NULL);
3420}
97c6a3d1 3421#endif
5cb543db 3422
e23e7a14
BP		 3423static int azx_probe(struct pci_dev *pci,
3424 const struct pci_device_id *pci_id)
1da177e4 3425{
5aba4f8e 3426 static int dev;
a98f90fd
TI		 3427 struct snd_card *card;
3428 struct azx *chip;
5cb543db 3429 bool probe_now;
927fc866 3430 int err;
1da177e4 3431
5aba4f8e
TI		 3432 if (dev >= SNDRV_CARDS)
3433 return -ENODEV;
3434 if (!enable[dev]) {
3435 dev++;
3436 return -ENOENT;
3437 }
3438
e58de7ba
TI		 3439 err = snd_card_create(index[dev], id[dev], THIS_MODULE, 0, &card);
3440 if (err < 0) {
445a51b3 3441 snd_printk(KERN_ERR "hda-intel: Error creating card!\n");
e58de7ba 3442 return err;
1da177e4
LT		 3443 }
3444
4ea6fbc8
TI		 3445 snd_card_set_dev(card, &pci->dev);
3446
5aba4f8e 3447 err = azx_create(card, pci, dev, pci_id->driver_data, &chip);
41dda0fd
WF		 3448 if (err < 0)
3449 goto out_free;
421a1252 3450 card->private_data = chip;
f4c482a4
TI		 3451
3452 pci_set_drvdata(pci, card);
3453
3454 err = register_vga_switcheroo(chip);
3455 if (err < 0) {
3456 snd_printk(KERN_ERR SFX
445a51b3 3457 "%s: Error registering VGA-switcheroo client\n", pci_name(pci));
f4c482a4
TI		 3458 goto out_free;
3459 }
3460
3461 if (check_hdmi_disabled(pci)) {
445a51b3 3462 snd_printk(KERN_INFO SFX "%s: VGA controller is disabled\n",
f4c482a4 3463 pci_name(pci));
445a51b3 3464 snd_printk(KERN_INFO SFX "%s: Delaying initialization\n", pci_name(pci));
f4c482a4
TI		 3465 chip->disabled = true;
3466 }
3467
5cb543db 3468 probe_now = !chip->disabled;
f4c482a4
TI		 3469 if (probe_now) {
3470 err = azx_first_init(chip);
3471 if (err < 0)
3472 goto out_free;
3473 }
1da177e4 3474
4918cdab
TI		 3475#ifdef CONFIG_SND_HDA_PATCH_LOADER
3476 if (patch[dev] && *patch[dev]) {
445a51b3
DB		 3477 snd_printk(KERN_ERR SFX "%s: Applying patch firmware '%s'\n",
3478 pci_name(pci), patch[dev]);
5cb543db
TI		 3479 err = request_firmware_nowait(THIS_MODULE, true, patch[dev],
3480 &pci->dev, GFP_KERNEL, card,
3481 azx_firmware_cb);
4918cdab
TI		 3482 if (err < 0)
3483 goto out_free;
5cb543db 3484 probe_now = false; /* continued in azx_firmware_cb() */
4918cdab
TI		 3485 }
3486#endif /* CONFIG_SND_HDA_PATCH_LOADER */
3487
5cb543db 3488 if (probe_now) {
a82d51ed
TI		 3489 err = azx_probe_continue(chip);
3490 if (err < 0)
3491 goto out_free;
3492 }
3493
b8dfc462
ML		 3494 if (pci_dev_run_wake(pci))
3495 pm_runtime_put_noidle(&pci->dev);
3496
a82d51ed 3497 dev++;
f4c482a4 3498 complete(&chip->probe_wait);
a82d51ed
TI		 3499 return 0;
3500
3501out_free:
3502 snd_card_free(card);
f4c482a4 3503 pci_set_drvdata(pci, NULL);
a82d51ed
TI		 3504 return err;
3505}
3506
48c8b0eb 3507static int azx_probe_continue(struct azx *chip)
a82d51ed
TI		 3508{
3509 int dev = chip->dev_index;
3510 int err;
3511
2dca0bba
JK		 3512#ifdef CONFIG_SND_HDA_INPUT_BEEP
3513 chip->beep_mode = beep_mode[dev];
3514#endif
3515
1da177e4 3516 /* create codec instances */
a1e21c90 3517 err = azx_codec_create(chip, model[dev]);
41dda0fd
WF		 3518 if (err < 0)
3519 goto out_free;
4ea6fbc8 3520#ifdef CONFIG_SND_HDA_PATCH_LOADER
4918cdab
TI		 3521 if (chip->fw) {
3522 err = snd_hda_load_patch(chip->bus, chip->fw->size,
3523 chip->fw->data);
4ea6fbc8
TI		 3524 if (err < 0)
3525 goto out_free;
e39ae856 3526#ifndef CONFIG_PM
4918cdab
TI		 3527 release_firmware(chip->fw); /* no longer needed */
3528 chip->fw = NULL;
e39ae856 3529#endif
4ea6fbc8
TI		 3530 }
3531#endif
10e77dda 3532 if ((probe_only[dev] & 1) == 0) {
a1e21c90
TI		 3533 err = azx_codec_configure(chip);
3534 if (err < 0)
3535 goto out_free;
3536 }
1da177e4
LT		 3537
3538 /* create PCM streams */
176d5335 3539 err = snd_hda_build_pcms(chip->bus);
41dda0fd
WF		 3540 if (err < 0)
3541 goto out_free;
1da177e4
LT		 3542
3543 /* create mixer controls */
d01ce99f 3544 err = azx_mixer_create(chip);
41dda0fd
WF		 3545 if (err < 0)
3546 goto out_free;
1da177e4 3547
a82d51ed 3548 err = snd_card_register(chip->card);
41dda0fd
WF		 3549 if (err < 0)
3550 goto out_free;
1da177e4 3551
cb53c626
TI		 3552 chip->running = 1;
3553 power_down_all_codecs(chip);
0cbf0098 3554 azx_notifier_register(chip);
65fcd41d 3555 azx_add_card_list(chip);
1da177e4 3556
9121947d
TI		 3557 return 0;
3558
41dda0fd 3559out_free:
a82d51ed 3560 chip->init_failed = 1;
41dda0fd 3561 return err;
1da177e4
LT		 3562}
3563
e23e7a14 3564static void azx_remove(struct pci_dev *pci)
1da177e4 3565{
9121947d 3566 struct snd_card *card = pci_get_drvdata(pci);
b8dfc462
ML		 3567
3568 if (pci_dev_run_wake(pci))
3569 pm_runtime_get_noresume(&pci->dev);
3570
9121947d
TI		 3571 if (card)
3572 snd_card_free(card);
1da177e4
LT		 3573 pci_set_drvdata(pci, NULL);
3574}
3575
3576/* PCI IDs */
cebe41d4 3577static DEFINE_PCI_DEVICE_TABLE(azx_ids) = {
d2f2fcd2 3578 /* CPT */
9477c58e 3579 { PCI_DEVICE(0x8086, 0x1c20),
2ea3c6a2 3580 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },
cea310e8 3581 /* PBG */
9477c58e 3582 { PCI_DEVICE(0x8086, 0x1d20),
2ea3c6a2 3583 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },
d2edeb7c 3584 /* Panther Point */
9477c58e 3585 { PCI_DEVICE(0x8086, 0x1e20),
2ea3c6a2 3586 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },
8bc039a1
SH		 3587 /* Lynx Point */
3588 { PCI_DEVICE(0x8086, 0x8c20),
2ea3c6a2 3589 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },
144dad99
JR		 3590 /* Lynx Point-LP */
3591 { PCI_DEVICE(0x8086, 0x9c20),
2ea3c6a2 3592 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },
144dad99
JR		 3593 /* Lynx Point-LP */
3594 { PCI_DEVICE(0x8086, 0x9c21),
2ea3c6a2 3595 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },
e926f2c8
WX		 3596 /* Haswell */
3597 { PCI_DEVICE(0x8086, 0x0c0c),
2ea3c6a2 3598 .driver_data = AZX_DRIVER_SCH | AZX_DCAPS_INTEL_PCH },
d279fae8 3599 { PCI_DEVICE(0x8086, 0x0d0c),
2ea3c6a2 3600 .driver_data = AZX_DRIVER_SCH | AZX_DCAPS_INTEL_PCH },
99df18b3
PLB		 3601 /* 5 Series/3400 */
3602 { PCI_DEVICE(0x8086, 0x3b56),
2ea3c6a2 3603 .driver_data = AZX_DRIVER_SCH | AZX_DCAPS_INTEL_PCH },
87218e9c 3604 /* SCH */
9477c58e 3605 { PCI_DEVICE(0x8086, 0x811b),
2ae66c26 3606 .driver_data = AZX_DRIVER_SCH | AZX_DCAPS_SCH_SNOOP |
645e9035 3607 AZX_DCAPS_BUFSIZE | AZX_DCAPS_POSFIX_LPIB }, /* Poulsbo */
09904b95
LP		 3608 { PCI_DEVICE(0x8086, 0x080a),
3609 .driver_data = AZX_DRIVER_SCH | AZX_DCAPS_SCH_SNOOP |
716e5db4 3610 AZX_DCAPS_BUFSIZE | AZX_DCAPS_POSFIX_LPIB }, /* Oaktrail */
645e9035 3611 /* ICH */
8b0bd226 3612 { PCI_DEVICE(0x8086, 0x2668),
2ae66c26
PLB		 3613 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC |
3614 AZX_DCAPS_BUFSIZE }, /* ICH6 */
8b0bd226 3615 { PCI_DEVICE(0x8086, 0x27d8),
2ae66c26
PLB		 3616 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC |
3617 AZX_DCAPS_BUFSIZE }, /* ICH7 */
8b0bd226 3618 { PCI_DEVICE(0x8086, 0x269a),
2ae66c26
PLB		 3619 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC |
3620 AZX_DCAPS_BUFSIZE }, /* ESB2 */
8b0bd226 3621 { PCI_DEVICE(0x8086, 0x284b),
2ae66c26
PLB		 3622 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC |
3623 AZX_DCAPS_BUFSIZE }, /* ICH8 */
8b0bd226 3624 { PCI_DEVICE(0x8086, 0x293e),
2ae66c26
PLB		 3625 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC |
3626 AZX_DCAPS_BUFSIZE }, /* ICH9 */
8b0bd226 3627 { PCI_DEVICE(0x8086, 0x293f),
2ae66c26
PLB		 3628 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC |
3629 AZX_DCAPS_BUFSIZE }, /* ICH9 */
8b0bd226 3630 { PCI_DEVICE(0x8086, 0x3a3e),
2ae66c26
PLB		 3631 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC |
3632 AZX_DCAPS_BUFSIZE }, /* ICH10 */
8b0bd226 3633 { PCI_DEVICE(0x8086, 0x3a6e),
2ae66c26
PLB		 3634 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC |
3635 AZX_DCAPS_BUFSIZE }, /* ICH10 */
b6864535
TI		 3636 /* Generic Intel */
3637 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_ANY_ID),
3638 .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8,
3639 .class_mask = 0xffffff,
2ae66c26 3640 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_BUFSIZE },
9477c58e
TI		 3641 /* ATI SB 450/600/700/800/900 */
3642 { PCI_DEVICE(0x1002, 0x437b),
3643 .driver_data = AZX_DRIVER_ATI | AZX_DCAPS_PRESET_ATI_SB },
3644 { PCI_DEVICE(0x1002, 0x4383),
3645 .driver_data = AZX_DRIVER_ATI | AZX_DCAPS_PRESET_ATI_SB },
3646 /* AMD Hudson */
3647 { PCI_DEVICE(0x1022, 0x780d),
3648 .driver_data = AZX_DRIVER_GENERIC | AZX_DCAPS_PRESET_ATI_SB },
87218e9c 3649 /* ATI HDMI */
9477c58e
TI		 3650 { PCI_DEVICE(0x1002, 0x793b),
3651 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
3652 { PCI_DEVICE(0x1002, 0x7919),
3653 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
3654 { PCI_DEVICE(0x1002, 0x960f),
3655 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
3656 { PCI_DEVICE(0x1002, 0x970f),
3657 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
3658 { PCI_DEVICE(0x1002, 0xaa00),
3659 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
3660 { PCI_DEVICE(0x1002, 0xaa08),
3661 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
3662 { PCI_DEVICE(0x1002, 0xaa10),
3663 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
3664 { PCI_DEVICE(0x1002, 0xaa18),
3665 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
3666 { PCI_DEVICE(0x1002, 0xaa20),
3667 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
3668 { PCI_DEVICE(0x1002, 0xaa28),
3669 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
3670 { PCI_DEVICE(0x1002, 0xaa30),
3671 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
3672 { PCI_DEVICE(0x1002, 0xaa38),
3673 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
3674 { PCI_DEVICE(0x1002, 0xaa40),
3675 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
3676 { PCI_DEVICE(0x1002, 0xaa48),
3677 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
1815b34a
AX		 3678 { PCI_DEVICE(0x1002, 0x9902),
3679 .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI },
3680 { PCI_DEVICE(0x1002, 0xaaa0),
3681 .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI },
3682 { PCI_DEVICE(0x1002, 0xaaa8),
3683 .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI },
3684 { PCI_DEVICE(0x1002, 0xaab0),
3685 .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI },
87218e9c 3686 /* VIA VT8251/VT8237A */
9477c58e
TI		 3687 { PCI_DEVICE(0x1106, 0x3288),
3688 .driver_data = AZX_DRIVER_VIA | AZX_DCAPS_POSFIX_VIA },
754fdff8
AL		 3689 /* VIA GFX VT7122/VX900 */
3690 { PCI_DEVICE(0x1106, 0x9170), .driver_data = AZX_DRIVER_GENERIC },
3691 /* VIA GFX VT6122/VX11 */
3692 { PCI_DEVICE(0x1106, 0x9140), .driver_data = AZX_DRIVER_GENERIC },
87218e9c
TI		 3693 /* SIS966 */
3694 { PCI_DEVICE(0x1039, 0x7502), .driver_data = AZX_DRIVER_SIS },
3695 /* ULI M5461 */
3696 { PCI_DEVICE(0x10b9, 0x5461), .driver_data = AZX_DRIVER_ULI },
3697 /* NVIDIA MCP */
0c2fd1bf
TI		 3698 { PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_ANY_ID),
3699 .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8,
3700 .class_mask = 0xffffff,
9477c58e 3701 .driver_data = AZX_DRIVER_NVIDIA | AZX_DCAPS_PRESET_NVIDIA },
f269002e 3702 /* Teradici */
9477c58e
TI		 3703 { PCI_DEVICE(0x6549, 0x1200),
3704 .driver_data = AZX_DRIVER_TERA | AZX_DCAPS_NO_64BIT },
f0b3da98
LD		 3705 { PCI_DEVICE(0x6549, 0x2200),
3706 .driver_data = AZX_DRIVER_TERA | AZX_DCAPS_NO_64BIT },
4e01f54b 3707 /* Creative X-Fi (CA0110-IBG) */
f2a8ecaf
TI		 3708 /* CTHDA chips */
3709 { PCI_DEVICE(0x1102, 0x0010),
3710 .driver_data = AZX_DRIVER_CTHDA | AZX_DCAPS_PRESET_CTHDA },
3711 { PCI_DEVICE(0x1102, 0x0012),
3712 .driver_data = AZX_DRIVER_CTHDA | AZX_DCAPS_PRESET_CTHDA },
313f6e2d
TI		 3713#if !defined(CONFIG_SND_CTXFI) && !defined(CONFIG_SND_CTXFI_MODULE)
3714 /* the following entry conflicts with snd-ctxfi driver,
3715 * as ctxfi driver mutates from HD-audio to native mode with
3716 * a special command sequence.
3717 */
4e01f54b
TI		 3718 { PCI_DEVICE(PCI_VENDOR_ID_CREATIVE, PCI_ANY_ID),
3719 .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8,
3720 .class_mask = 0xffffff,
9477c58e 3721 .driver_data = AZX_DRIVER_CTX | AZX_DCAPS_CTX_WORKAROUND |
69f9ba9b 3722 AZX_DCAPS_RIRB_PRE_DELAY | AZX_DCAPS_POSFIX_LPIB },
313f6e2d
TI		 3723#else
3724 /* this entry seems still valid -- i.e. without emu20kx chip */
9477c58e
TI		 3725 { PCI_DEVICE(0x1102, 0x0009),
3726 .driver_data = AZX_DRIVER_CTX | AZX_DCAPS_CTX_WORKAROUND |
69f9ba9b 3727 AZX_DCAPS_RIRB_PRE_DELAY | AZX_DCAPS_POSFIX_LPIB },
313f6e2d 3728#endif
e35d4b11
OS		 3729 /* Vortex86MX */
3730 { PCI_DEVICE(0x17f3, 0x3010), .driver_data = AZX_DRIVER_GENERIC },
0f0714c5
BB		 3731 /* VMware HDAudio */
3732 { PCI_DEVICE(0x15ad, 0x1977), .driver_data = AZX_DRIVER_GENERIC },
9176b672 3733 /* AMD/ATI Generic, PCI class code and Vendor ID for HD Audio */
c4da29ca
YL		 3734 { PCI_DEVICE(PCI_VENDOR_ID_ATI, PCI_ANY_ID),
3735 .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8,
3736 .class_mask = 0xffffff,
9477c58e 3737 .driver_data = AZX_DRIVER_GENERIC | AZX_DCAPS_PRESET_ATI_HDMI },
9176b672
AB		 3738 { PCI_DEVICE(PCI_VENDOR_ID_AMD, PCI_ANY_ID),
3739 .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8,
3740 .class_mask = 0xffffff,
9477c58e 3741 .driver_data = AZX_DRIVER_GENERIC | AZX_DCAPS_PRESET_ATI_HDMI },
1da177e4
LT		 3742 { 0, }
3743};
3744MODULE_DEVICE_TABLE(pci, azx_ids);
3745
3746/* pci_driver definition */
e9f66d9b 3747static struct pci_driver azx_driver = {
3733e424 3748 .name = KBUILD_MODNAME,
1da177e4
LT		 3749 .id_table = azx_ids,
3750 .probe = azx_probe,
e23e7a14 3751 .remove = azx_remove,
68cb2b55
TI		 3752 .driver = {
3753 .pm = AZX_PM_OPS,
3754 },
1da177e4
LT		 3755};
3756
e9f66d9b 3757module_pci_driver(azx_driver);
Ubuntu Artful kernel mirror