]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blame - sound/pci/hda/hda_intel.c
projects / mirror_ubuntu-artful-kernel.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ALSA: ice1712: consider error value
[mirror_ubuntu-artful-kernel.git] / sound / pci / hda / hda_intel.c
CommitLineData
1da177e4
LT		 1/*
2 *
d01ce99f
TI		 3 * hda_intel.c - Implementation of primary alsa driver code base
4 * for Intel HD Audio.
1da177e4
LT		 5 *
6 * Copyright(c) 2004 Intel Corporation. All rights reserved.
7 *
8 * Copyright (c) 2004 Takashi Iwai <tiwai@suse.de>
9 * PeiSen Hou <pshou@realtek.com.tw>
10 *
11 * This program is free software; you can redistribute it and/or modify it
12 * under the terms of the GNU General Public License as published by the Free
13 * Software Foundation; either version 2 of the License, or (at your option)
14 * any later version.
15 *
16 * This program is distributed in the hope that it will be useful, but WITHOUT
17 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
18 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
19 * more details.
20 *
21 * You should have received a copy of the GNU General Public License along with
22 * this program; if not, write to the Free Software Foundation, Inc., 59
23 * Temple Place - Suite 330, Boston, MA 02111-1307, USA.
24 *
25 * CONTACTS:
26 *
27 * Matt Jared matt.jared@intel.com
28 * Andy Kopp andy.kopp@intel.com
29 * Dan Kogan dan.d.kogan@intel.com
30 *
31 * CHANGES:
32 *
33 * 2004.12.01 Major rewrite by tiwai, merged the work of pshou
34 *
35 */
36
1da177e4
LT		 37#include <linux/delay.h>
38#include <linux/interrupt.h>
362775e2 39#include <linux/kernel.h>
1da177e4 40#include <linux/module.h>
24982c5f 41#include <linux/dma-mapping.h>
1da177e4
LT		 42#include <linux/moduleparam.h>
43#include <linux/init.h>
44#include <linux/slab.h>
45#include <linux/pci.h>
62932df8 46#include <linux/mutex.h>
27fe48d9 47#include <linux/io.h>
b8dfc462 48#include <linux/pm_runtime.h>
5d890f59
PLB		 49#include <linux/clocksource.h>
50#include <linux/time.h>
f4c482a4 51#include <linux/completion.h>
5d890f59 52
27fe48d9
TI		 53#ifdef CONFIG_X86
54/* for snoop control */
55#include <asm/pgtable.h>
56#include <asm/cacheflush.h>
57#endif
1da177e4
LT		 58#include <sound/core.h>
59#include <sound/initval.h>
9121947d 60#include <linux/vgaarb.h>
a82d51ed 61#include <linux/vga_switcheroo.h>
4918cdab 62#include <linux/firmware.h>
1da177e4 63#include "hda_codec.h"
05e84878 64#include "hda_controller.h"
2538a4f5 65#include "hda_priv.h"
e4d9e513 66#include "hda_i915.h"
1da177e4 67
b6050ef6
TI		 68/* position fix mode */
69enum {
70 POS_FIX_AUTO,
71 POS_FIX_LPIB,
72 POS_FIX_POSBUF,
73 POS_FIX_VIACOMBO,
74 POS_FIX_COMBO,
75};
76
9a34af4a
TI		 77/* Defines for ATI HD Audio support in SB450 south bridge */
78#define ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR 0x42
79#define ATI_SB450_HDAUDIO_ENABLE_SNOOP 0x02
80
81/* Defines for Nvidia HDA support */
82#define NVIDIA_HDA_TRANSREG_ADDR 0x4e
83#define NVIDIA_HDA_ENABLE_COHBITS 0x0f
84#define NVIDIA_HDA_ISTRM_COH 0x4d
85#define NVIDIA_HDA_OSTRM_COH 0x4c
86#define NVIDIA_HDA_ENABLE_COHBIT 0x01
87
88/* Defines for Intel SCH HDA snoop control */
89#define INTEL_SCH_HDA_DEVC 0x78
90#define INTEL_SCH_HDA_DEVC_NOSNOOP (0x1<<11)
91
92/* Define IN stream 0 FIFO size offset in VIA controller */
93#define VIA_IN_STREAM0_FIFO_SIZE_OFFSET 0x90
94/* Define VIA HD Audio Device ID*/
95#define VIA_HDAC_DEVICE_ID 0x3288
96
33124929
TI		 97/* max number of SDs */
98/* ICH, ATI and VIA have 4 playback and 4 capture */
99#define ICH6_NUM_CAPTURE 4
100#define ICH6_NUM_PLAYBACK 4
101
102/* ULI has 6 playback and 5 capture */
103#define ULI_NUM_CAPTURE 5
104#define ULI_NUM_PLAYBACK 6
105
106/* ATI HDMI may have up to 8 playbacks and 0 capture */
107#define ATIHDMI_NUM_CAPTURE 0
108#define ATIHDMI_NUM_PLAYBACK 8
109
110/* TERA has 4 playback and 3 capture */
111#define TERA_NUM_CAPTURE 3
112#define TERA_NUM_PLAYBACK 4
113
1da177e4 114
5aba4f8e
TI		 115static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX;
116static char *id[SNDRV_CARDS] = SNDRV_DEFAULT_STR;
a67ff6a5 117static bool enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP;
5aba4f8e 118static char *model[SNDRV_CARDS];
1dac6695 119static int position_fix[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};
5c0d7bc1 120static int bdl_pos_adj[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};
5aba4f8e 121static int probe_mask[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] = -1};
d4d9cd03 122static int probe_only[SNDRV_CARDS];
26a6cb6c 123static int jackpoll_ms[SNDRV_CARDS];
a67ff6a5 124static bool single_cmd;
71623855 125static int enable_msi = -1;
4ea6fbc8
TI		 126#ifdef CONFIG_SND_HDA_PATCH_LOADER
127static char *patch[SNDRV_CARDS];
128#endif
2dca0bba 129#ifdef CONFIG_SND_HDA_INPUT_BEEP
0920c9b4 130static bool beep_mode[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS-1)] =
2dca0bba
JK		 131 CONFIG_SND_HDA_INPUT_BEEP_MODE};
132#endif
1da177e4 133
5aba4f8e 134module_param_array(index, int, NULL, 0444);
1da177e4 135MODULE_PARM_DESC(index, "Index value for Intel HD audio interface.");
5aba4f8e 136module_param_array(id, charp, NULL, 0444);
1da177e4 137MODULE_PARM_DESC(id, "ID string for Intel HD audio interface.");
5aba4f8e
TI		 138module_param_array(enable, bool, NULL, 0444);
139MODULE_PARM_DESC(enable, "Enable Intel HD audio interface.");
140module_param_array(model, charp, NULL, 0444);
1da177e4 141MODULE_PARM_DESC(model, "Use the given board model.");
5aba4f8e 142module_param_array(position_fix, int, NULL, 0444);
4cb36310 143MODULE_PARM_DESC(position_fix, "DMA pointer read method."
1dac6695 144 "(-1 = system default, 0 = auto, 1 = LPIB, 2 = POSBUF, 3 = VIACOMBO, 4 = COMBO).");
555e219f
TI		 145module_param_array(bdl_pos_adj, int, NULL, 0644);
146MODULE_PARM_DESC(bdl_pos_adj, "BDL position adjustment offset.");
5aba4f8e 147module_param_array(probe_mask, int, NULL, 0444);
606ad75f 148MODULE_PARM_DESC(probe_mask, "Bitmask to probe codecs (default = -1).");
079e683e 149module_param_array(probe_only, int, NULL, 0444);
d4d9cd03 150MODULE_PARM_DESC(probe_only, "Only probing and no codec initialization.");
26a6cb6c
DH		 151module_param_array(jackpoll_ms, int, NULL, 0444);
152MODULE_PARM_DESC(jackpoll_ms, "Ms between polling for jack events (default = 0, using unsol events only)");
27346166 153module_param(single_cmd, bool, 0444);
d01ce99f
TI		 154MODULE_PARM_DESC(single_cmd, "Use single command to communicate with codecs "
155 "(for debugging only).");
ac9ef6cf 156module_param(enable_msi, bint, 0444);
134a11f0 157MODULE_PARM_DESC(enable_msi, "Enable Message Signaled Interrupt (MSI)");
4ea6fbc8
TI		 158#ifdef CONFIG_SND_HDA_PATCH_LOADER
159module_param_array(patch, charp, NULL, 0444);
160MODULE_PARM_DESC(patch, "Patch file for Intel HD audio interface.");
161#endif
2dca0bba 162#ifdef CONFIG_SND_HDA_INPUT_BEEP
0920c9b4 163module_param_array(beep_mode, bool, NULL, 0444);
2dca0bba 164MODULE_PARM_DESC(beep_mode, "Select HDA Beep registration mode "
0920c9b4 165 "(0=off, 1=on) (default=1).");
2dca0bba 166#endif
606ad75f 167
83012a7c 168#ifdef CONFIG_PM
65fcd41d
TI		 169static int param_set_xint(const char *val, const struct kernel_param *kp);
170static struct kernel_param_ops param_ops_xint = {
171 .set = param_set_xint,
172 .get = param_get_int,
173};
174#define param_check_xint param_check_int
175
fee2fba3 176static int power_save = CONFIG_SND_HDA_POWER_SAVE_DEFAULT;
e62a42ae 177static int *power_save_addr = &power_save;
65fcd41d 178module_param(power_save, xint, 0644);
fee2fba3
TI		 179MODULE_PARM_DESC(power_save, "Automatic power-saving timeout "
180 "(in second, 0 = disable).");
1da177e4 181
dee1b66c
TI		 182/* reset the HD-audio controller in power save mode.
183 * this may give more power-saving, but will take longer time to
184 * wake up.
185 */
8fc24426
TI		 186static bool power_save_controller = 1;
187module_param(power_save_controller, bool, 0644);
dee1b66c 188MODULE_PARM_DESC(power_save_controller, "Reset controller in power save mode.");
e62a42ae
DR		 189#else
190static int *power_save_addr;
83012a7c 191#endif /* CONFIG_PM */
dee1b66c 192
7bfe059e
TI		 193static int align_buffer_size = -1;
194module_param(align_buffer_size, bint, 0644);
2ae66c26
PLB		 195MODULE_PARM_DESC(align_buffer_size,
196 "Force buffer and period sizes to be multiple of 128 bytes.");
197
27fe48d9
TI		 198#ifdef CONFIG_X86
199static bool hda_snoop = true;
200module_param_named(snoop, hda_snoop, bool, 0444);
201MODULE_PARM_DESC(snoop, "Enable/disable snooping");
27fe48d9
TI		 202#else
203#define hda_snoop true
27fe48d9
TI		 204#endif
205
206
1da177e4
LT		 207MODULE_LICENSE("GPL");
208MODULE_SUPPORTED_DEVICE("{{Intel, ICH6},"
209 "{Intel, ICH6M},"
2f1b3818 210 "{Intel, ICH7},"
f5d40b30 211 "{Intel, ESB2},"
d2981393 212 "{Intel, ICH8},"
f9cc8a8b 213 "{Intel, ICH9},"
c34f5a04 214 "{Intel, ICH10},"
b29c2360 215 "{Intel, PCH},"
d2f2fcd2 216 "{Intel, CPT},"
d2edeb7c 217 "{Intel, PPT},"
8bc039a1 218 "{Intel, LPT},"
144dad99 219 "{Intel, LPT_LP},"
4eeca499 220 "{Intel, WPT_LP},"
c8b00fd2 221 "{Intel, SPT},"
e926f2c8 222 "{Intel, HPT},"
cea310e8 223 "{Intel, PBG},"
4979bca9 224 "{Intel, SCH},"
fc20a562 225 "{ATI, SB450},"
89be83f8 226 "{ATI, SB600},"
778b6e1b 227 "{ATI, RS600},"
5b15c95f 228 "{ATI, RS690},"
e6db1119
WL		 229 "{ATI, RS780},"
230 "{ATI, R600},"
2797f724
HRK		 231 "{ATI, RV630},"
232 "{ATI, RV610},"
27da1834
WL		 233 "{ATI, RV670},"
234 "{ATI, RV635},"
235 "{ATI, RV620},"
236 "{ATI, RV770},"
fc20a562 237 "{VIA, VT8251},"
47672310 238 "{VIA, VT8237A},"
07e4ca50
TI		 239 "{SiS, SIS966},"
240 "{ULI, M5461}}");
1da177e4
LT		 241MODULE_DESCRIPTION("Intel HDA driver");
242
a82d51ed 243#if defined(CONFIG_PM) && defined(CONFIG_VGA_SWITCHEROO)
f8f1becf 244#if IS_ENABLED(CONFIG_SND_HDA_CODEC_HDMI)
a82d51ed
TI		 245#define SUPPORT_VGA_SWITCHEROO
246#endif
247#endif
248
249
1da177e4 250/*
1da177e4 251 */
1da177e4 252
07e4ca50
TI		 253/* driver types */
254enum {
255 AZX_DRIVER_ICH,
32679f95 256 AZX_DRIVER_PCH,
4979bca9 257 AZX_DRIVER_SCH,
fab1285a 258 AZX_DRIVER_HDMI,
07e4ca50 259 AZX_DRIVER_ATI,
778b6e1b 260 AZX_DRIVER_ATIHDMI,
1815b34a 261 AZX_DRIVER_ATIHDMI_NS,
07e4ca50
TI		 262 AZX_DRIVER_VIA,
263 AZX_DRIVER_SIS,
264 AZX_DRIVER_ULI,
da3fca21 265 AZX_DRIVER_NVIDIA,
f269002e 266 AZX_DRIVER_TERA,
14d34f16 267 AZX_DRIVER_CTX,
5ae763b1 268 AZX_DRIVER_CTHDA,
c563f473 269 AZX_DRIVER_CMEDIA,
c4da29ca 270 AZX_DRIVER_GENERIC,
2f5983f2 271 AZX_NUM_DRIVERS, /* keep this as last entry */
07e4ca50
TI		 272};
273
2ea3c6a2 274/* quirks for Intel PCH */
d7dab4db 275#define AZX_DCAPS_INTEL_PCH_NOPM \
2ea3c6a2 276 (AZX_DCAPS_SCH_SNOOP | AZX_DCAPS_BUFSIZE | \
cd50065b 277 AZX_DCAPS_COUNT_LPIB_DELAY | AZX_DCAPS_REVERSE_ASSIGN)
d7dab4db
TI		 278
279#define AZX_DCAPS_INTEL_PCH \
280 (AZX_DCAPS_INTEL_PCH_NOPM | AZX_DCAPS_PM_RUNTIME)
9477c58e 281
33499a15
TI		 282#define AZX_DCAPS_INTEL_HASWELL \
283 (AZX_DCAPS_SCH_SNOOP | AZX_DCAPS_ALIGN_BUFSIZE | \
284 AZX_DCAPS_COUNT_LPIB_DELAY | AZX_DCAPS_PM_RUNTIME | \
285 AZX_DCAPS_I915_POWERWELL)
286
54a0405d
LY		 287/* Broadwell HDMI can't use position buffer reliably, force to use LPIB */
288#define AZX_DCAPS_INTEL_BROADWELL \
289 (AZX_DCAPS_SCH_SNOOP | AZX_DCAPS_ALIGN_BUFSIZE | \
290 AZX_DCAPS_POSFIX_LPIB | AZX_DCAPS_PM_RUNTIME | \
291 AZX_DCAPS_I915_POWERWELL)
292
9477c58e
TI		 293/* quirks for ATI SB / AMD Hudson */
294#define AZX_DCAPS_PRESET_ATI_SB \
295 (AZX_DCAPS_ATI_SNOOP | AZX_DCAPS_NO_TCSEL | \
296 AZX_DCAPS_SYNC_WRITE | AZX_DCAPS_POSFIX_LPIB)
297
298/* quirks for ATI/AMD HDMI */
299#define AZX_DCAPS_PRESET_ATI_HDMI \
300 (AZX_DCAPS_NO_TCSEL | AZX_DCAPS_SYNC_WRITE | AZX_DCAPS_POSFIX_LPIB)
301
302/* quirks for Nvidia */
303#define AZX_DCAPS_PRESET_NVIDIA \
7bfe059e 304 (AZX_DCAPS_NVIDIA_SNOOP | AZX_DCAPS_RIRB_DELAY | AZX_DCAPS_NO_MSI |\
6ba736dd
TI		 305 AZX_DCAPS_ALIGN_BUFSIZE | AZX_DCAPS_NO_64BIT |\
306 AZX_DCAPS_CORBRP_SELF_CLEAR)
9477c58e 307
5ae763b1
TI		 308#define AZX_DCAPS_PRESET_CTHDA \
309 (AZX_DCAPS_NO_MSI | AZX_DCAPS_POSFIX_LPIB | AZX_DCAPS_4K_BDLE_BOUNDARY)
310
a82d51ed
TI		 311/*
312 * VGA-switcher support
313 */
314#ifdef SUPPORT_VGA_SWITCHEROO
5cb543db
TI		 315#define use_vga_switcheroo(chip) ((chip)->use_vga_switcheroo)
316#else
317#define use_vga_switcheroo(chip) 0
318#endif
319
48c8b0eb 320static char *driver_short_names[] = {
07e4ca50 321 [AZX_DRIVER_ICH] = "HDA Intel",
32679f95 322 [AZX_DRIVER_PCH] = "HDA Intel PCH",
4979bca9 323 [AZX_DRIVER_SCH] = "HDA Intel MID",
fab1285a 324 [AZX_DRIVER_HDMI] = "HDA Intel HDMI",
07e4ca50 325 [AZX_DRIVER_ATI] = "HDA ATI SB",
778b6e1b 326 [AZX_DRIVER_ATIHDMI] = "HDA ATI HDMI",
1815b34a 327 [AZX_DRIVER_ATIHDMI_NS] = "HDA ATI HDMI",
07e4ca50
TI		 328 [AZX_DRIVER_VIA] = "HDA VIA VT82xx",
329 [AZX_DRIVER_SIS] = "HDA SIS966",
da3fca21
V		 330 [AZX_DRIVER_ULI] = "HDA ULI M5461",
331 [AZX_DRIVER_NVIDIA] = "HDA NVidia",
f269002e 332 [AZX_DRIVER_TERA] = "HDA Teradici",
14d34f16 333 [AZX_DRIVER_CTX] = "HDA Creative",
5ae763b1 334 [AZX_DRIVER_CTHDA] = "HDA Creative",
c563f473 335 [AZX_DRIVER_CMEDIA] = "HDA C-Media",
c4da29ca 336 [AZX_DRIVER_GENERIC] = "HD-Audio Generic",
07e4ca50
TI		 337};
338
a07187c9
ML		 339struct hda_intel {
340 struct azx chip;
341
9a34af4a
TI		 342 /* for pending irqs */
343 struct work_struct irq_pending_work;
344
345 /* sync probing */
346 struct completion probe_wait;
347 struct work_struct probe_work;
348
349 /* card list (for power_save trigger) */
350 struct list_head list;
351
352 /* extra flags */
353 unsigned int irq_pending_warned:1;
354
355 /* VGA-switcheroo setup */
356 unsigned int use_vga_switcheroo:1;
357 unsigned int vga_switcheroo_registered:1;
358 unsigned int init_failed:1; /* delayed init failed */
359
360 /* secondary power domain for hdmi audio under vga device */
361 struct dev_pm_domain hdmi_pm_domain;
362};
a07187c9 363
27fe48d9 364#ifdef CONFIG_X86
9ddf1aeb 365static void __mark_pages_wc(struct azx *chip, struct snd_dma_buffer *dmab, bool on)
27fe48d9 366{
9ddf1aeb
TI		 367 int pages;
368
27fe48d9
TI		 369 if (azx_snoop(chip))
370 return;
9ddf1aeb
TI		 371 if (!dmab || !dmab->area || !dmab->bytes)
372 return;
373
374#ifdef CONFIG_SND_DMA_SGBUF
375 if (dmab->dev.type == SNDRV_DMA_TYPE_DEV_SG) {
376 struct snd_sg_buf *sgbuf = dmab->private_data;
3b70bdba
TI		 377 if (chip->driver_type == AZX_DRIVER_CMEDIA)
378 return; /* deal with only CORB/RIRB buffers */
27fe48d9 379 if (on)
9ddf1aeb 380 set_pages_array_wc(sgbuf->page_table, sgbuf->pages);
27fe48d9 381 else
9ddf1aeb
TI		 382 set_pages_array_wb(sgbuf->page_table, sgbuf->pages);
383 return;
27fe48d9 384 }
9ddf1aeb
TI		 385#endif
386
387 pages = (dmab->bytes + PAGE_SIZE - 1) >> PAGE_SHIFT;
388 if (on)
389 set_memory_wc((unsigned long)dmab->area, pages);
390 else
391 set_memory_wb((unsigned long)dmab->area, pages);
27fe48d9
TI		 392}
393
394static inline void mark_pages_wc(struct azx *chip, struct snd_dma_buffer *buf,
395 bool on)
396{
9ddf1aeb 397 __mark_pages_wc(chip, buf, on);
27fe48d9
TI		 398}
399static inline void mark_runtime_wc(struct azx *chip, struct azx_dev *azx_dev,
9ddf1aeb 400 struct snd_pcm_substream *substream, bool on)
27fe48d9
TI		 401{
402 if (azx_dev->wc_marked != on) {
9ddf1aeb 403 __mark_pages_wc(chip, snd_pcm_get_dma_buf(substream), on);
27fe48d9
TI		 404 azx_dev->wc_marked = on;
405 }
406}
407#else
408/* NOP for other archs */
409static inline void mark_pages_wc(struct azx *chip, struct snd_dma_buffer *buf,
410 bool on)
411{
412}
413static inline void mark_runtime_wc(struct azx *chip, struct azx_dev *azx_dev,
9ddf1aeb 414 struct snd_pcm_substream *substream, bool on)
27fe48d9
TI		 415{
416}
417#endif
418
68e7fffc 419static int azx_acquire_irq(struct azx *chip, int do_disconnect);
111d3af5 420
cb53c626
TI		 421/*
422 * initialize the PCI registers
423 */
424/* update bits in a PCI register byte */
425static void update_pci_byte(struct pci_dev *pci, unsigned int reg,
426 unsigned char mask, unsigned char val)
427{
428 unsigned char data;
429
430 pci_read_config_byte(pci, reg, &data);
431 data &= ~mask;
432 data |= (val & mask);
433 pci_write_config_byte(pci, reg, data);
434}
435
436static void azx_init_pci(struct azx *chip)
437{
438 /* Clear bits 0-2 of PCI register TCSEL (at offset 0x44)
439 * TCSEL == Traffic Class Select Register, which sets PCI express QOS
440 * Ensuring these bits are 0 clears playback static on some HD Audio
a09e89f6
AL		 441 * codecs.
442 * The PCI register TCSEL is defined in the Intel manuals.
cb53c626 443 */
46f2cc80 444 if (!(chip->driver_caps & AZX_DCAPS_NO_TCSEL)) {
4e76a883 445 dev_dbg(chip->card->dev, "Clearing TCSEL\n");
fb1d8ac2 446 update_pci_byte(chip->pci, AZX_PCIREG_TCSEL, 0x07, 0);
9477c58e 447 }
cb53c626 448
9477c58e
TI		 449 /* For ATI SB450/600/700/800/900 and AMD Hudson azalia HD audio,
450 * we need to enable snoop.
451 */
452 if (chip->driver_caps & AZX_DCAPS_ATI_SNOOP) {
4e76a883
TI		 453 dev_dbg(chip->card->dev, "Setting ATI snoop: %d\n",
454 azx_snoop(chip));
cb53c626 455 update_pci_byte(chip->pci,
27fe48d9
TI		 456 ATI_SB450_HDAUDIO_MISC_CNTR2_ADDR, 0x07,
457 azx_snoop(chip) ? ATI_SB450_HDAUDIO_ENABLE_SNOOP : 0);
9477c58e
TI		 458 }
459
460 /* For NVIDIA HDA, enable snoop */
461 if (chip->driver_caps & AZX_DCAPS_NVIDIA_SNOOP) {
4e76a883
TI		 462 dev_dbg(chip->card->dev, "Setting Nvidia snoop: %d\n",
463 azx_snoop(chip));
cb53c626
TI		 464 update_pci_byte(chip->pci,
465 NVIDIA_HDA_TRANSREG_ADDR,
466 0x0f, NVIDIA_HDA_ENABLE_COHBITS);
320dcc30
PC		 467 update_pci_byte(chip->pci,
468 NVIDIA_HDA_ISTRM_COH,
469 0x01, NVIDIA_HDA_ENABLE_COHBIT);
470 update_pci_byte(chip->pci,
471 NVIDIA_HDA_OSTRM_COH,
472 0x01, NVIDIA_HDA_ENABLE_COHBIT);
9477c58e
TI		 473 }
474
475 /* Enable SCH/PCH snoop if needed */
476 if (chip->driver_caps & AZX_DCAPS_SCH_SNOOP) {
27fe48d9 477 unsigned short snoop;
90a5ad52 478 pci_read_config_word(chip->pci, INTEL_SCH_HDA_DEVC, &snoop);
27fe48d9
TI		 479 if ((!azx_snoop(chip) && !(snoop & INTEL_SCH_HDA_DEVC_NOSNOOP)) ||
480 (azx_snoop(chip) && (snoop & INTEL_SCH_HDA_DEVC_NOSNOOP))) {
481 snoop &= ~INTEL_SCH_HDA_DEVC_NOSNOOP;
482 if (!azx_snoop(chip))
483 snoop |= INTEL_SCH_HDA_DEVC_NOSNOOP;
484 pci_write_config_word(chip->pci, INTEL_SCH_HDA_DEVC, snoop);
90a5ad52
TI		 485 pci_read_config_word(chip->pci,
486 INTEL_SCH_HDA_DEVC, &snoop);
90a5ad52 487 }
4e76a883
TI		 488 dev_dbg(chip->card->dev, "SCH snoop: %s\n",
489 (snoop & INTEL_SCH_HDA_DEVC_NOSNOOP) ?
490 "Disabled" : "Enabled");
da3fca21 491 }
1da177e4
LT		 492}
493
b6050ef6
TI		 494/* calculate runtime delay from LPIB */
495static int azx_get_delay_from_lpib(struct azx *chip, struct azx_dev *azx_dev,
496 unsigned int pos)
497{
498 struct snd_pcm_substream *substream = azx_dev->substream;
499 int stream = substream->stream;
500 unsigned int lpib_pos = azx_get_pos_lpib(chip, azx_dev);
501 int delay;
502
503 if (stream == SNDRV_PCM_STREAM_PLAYBACK)
504 delay = pos - lpib_pos;
505 else
506 delay = lpib_pos - pos;
507 if (delay < 0) {
508 if (delay >= azx_dev->delay_negative_threshold)
509 delay = 0;
510 else
511 delay += azx_dev->bufsize;
512 }
513
514 if (delay >= azx_dev->period_bytes) {
515 dev_info(chip->card->dev,
516 "Unstable LPIB (%d >= %d); disabling LPIB delay counting\n",
517 delay, azx_dev->period_bytes);
518 delay = 0;
519 chip->driver_caps &= ~AZX_DCAPS_COUNT_LPIB_DELAY;
520 chip->get_delay[stream] = NULL;
521 }
522
523 return bytes_to_frames(substream->runtime, delay);
524}
525
9ad593f6
TI		 526static int azx_position_ok(struct azx *chip, struct azx_dev *azx_dev);
527
7ca954a8
DR		 528/* called from IRQ */
529static int azx_position_check(struct azx *chip, struct azx_dev *azx_dev)
530{
9a34af4a 531 struct hda_intel *hda = container_of(chip, struct hda_intel, chip);
7ca954a8
DR		 532 int ok;
533
534 ok = azx_position_ok(chip, azx_dev);
535 if (ok == 1) {
536 azx_dev->irq_pending = 0;
537 return ok;
538 } else if (ok == 0 && chip->bus && chip->bus->workq) {
539 /* bogus IRQ, process it later */
540 azx_dev->irq_pending = 1;
9a34af4a 541 queue_work(chip->bus->workq, &hda->irq_pending_work);
7ca954a8
DR		 542 }
543 return 0;
544}
545
9ad593f6
TI		 546/*
547 * Check whether the current DMA position is acceptable for updating
548 * periods. Returns non-zero if it's OK.
549 *
550 * Many HD-audio controllers appear pretty inaccurate about
551 * the update-IRQ timing. The IRQ is issued before actually the
552 * data is processed. So, we need to process it afterwords in a
553 * workqueue.
554 */
555static int azx_position_ok(struct azx *chip, struct azx_dev *azx_dev)
556{
b6050ef6
TI		 557 struct snd_pcm_substream *substream = azx_dev->substream;
558 int stream = substream->stream;
e5463720 559 u32 wallclk;
9ad593f6
TI		 560 unsigned int pos;
561
f48f606d
JK		 562 wallclk = azx_readl(chip, WALLCLK) - azx_dev->start_wallclk;
563 if (wallclk < (azx_dev->period_wallclk * 2) / 3)
fa00e046 564 return -1; /* bogus (too early) interrupt */
fa00e046 565
b6050ef6
TI		 566 if (chip->get_position[stream])
567 pos = chip->get_position[stream](chip, azx_dev);
568 else { /* use the position buffer as default */
569 pos = azx_get_pos_posbuf(chip, azx_dev);
570 if (!pos || pos == (u32)-1) {
571 dev_info(chip->card->dev,
572 "Invalid position buffer, using LPIB read method instead.\n");
573 chip->get_position[stream] = azx_get_pos_lpib;
574 pos = azx_get_pos_lpib(chip, azx_dev);
575 chip->get_delay[stream] = NULL;
576 } else {
577 chip->get_position[stream] = azx_get_pos_posbuf;
578 if (chip->driver_caps & AZX_DCAPS_COUNT_LPIB_DELAY)
579 chip->get_delay[stream] = azx_get_delay_from_lpib;
580 }
581 }
582
583 if (pos >= azx_dev->bufsize)
584 pos = 0;
9ad593f6 585
d6d8bf54
TI		 586 if (WARN_ONCE(!azx_dev->period_bytes,
587 "hda-intel: zero azx_dev->period_bytes"))
f48f606d 588 return -1; /* this shouldn't happen! */
edb39935 589 if (wallclk < (azx_dev->period_wallclk * 5) / 4 &&
f48f606d
JK		 590 pos % azx_dev->period_bytes > azx_dev->period_bytes / 2)
591 /* NG - it's below the first next period boundary */
9cdc0115 592 return chip->bdl_pos_adj[chip->dev_index] ? 0 : -1;
edb39935 593 azx_dev->start_wallclk += wallclk;
9ad593f6
TI		 594 return 1; /* OK, it's fine */
595}
596
597/*
598 * The work for pending PCM period updates.
599 */
600static void azx_irq_pending_work(struct work_struct *work)
601{
9a34af4a
TI		 602 struct hda_intel *hda = container_of(work, struct hda_intel, irq_pending_work);
603 struct azx *chip = &hda->chip;
e5463720 604 int i, pending, ok;
9ad593f6 605
9a34af4a 606 if (!hda->irq_pending_warned) {
4e76a883
TI		 607 dev_info(chip->card->dev,
608 "IRQ timing workaround is activated for card #%d. Suggest a bigger bdl_pos_adj.\n",
609 chip->card->number);
9a34af4a 610 hda->irq_pending_warned = 1;
a6a950a8
TI		 611 }
612
9ad593f6
TI		 613 for (;;) {
614 pending = 0;
615 spin_lock_irq(&chip->reg_lock);
616 for (i = 0; i < chip->num_streams; i++) {
617 struct azx_dev *azx_dev = &chip->azx_dev[i];
618 if (!azx_dev->irq_pending ||
619 !azx_dev->substream ||
620 !azx_dev->running)
621 continue;
e5463720
JK		 622 ok = azx_position_ok(chip, azx_dev);
623 if (ok > 0) {
9ad593f6
TI		 624 azx_dev->irq_pending = 0;
625 spin_unlock(&chip->reg_lock);
626 snd_pcm_period_elapsed(azx_dev->substream);
627 spin_lock(&chip->reg_lock);
e5463720
JK		 628 } else if (ok < 0) {
629 pending = 0; /* too early */
9ad593f6
TI		 630 } else
631 pending++;
632 }
633 spin_unlock_irq(&chip->reg_lock);
634 if (!pending)
635 return;
08af495f 636 msleep(1);
9ad593f6
TI		 637 }
638}
639
640/* clear irq_pending flags and assure no on-going workq */
641static void azx_clear_irq_pending(struct azx *chip)
642{
643 int i;
644
645 spin_lock_irq(&chip->reg_lock);
646 for (i = 0; i < chip->num_streams; i++)
647 chip->azx_dev[i].irq_pending = 0;
648 spin_unlock_irq(&chip->reg_lock);
1da177e4
LT		 649}
650
68e7fffc
TI		 651static int azx_acquire_irq(struct azx *chip, int do_disconnect)
652{
437a5a46
TI		 653 if (request_irq(chip->pci->irq, azx_interrupt,
654 chip->msi ? 0 : IRQF_SHARED,
934c2b6d 655 KBUILD_MODNAME, chip)) {
4e76a883
TI		 656 dev_err(chip->card->dev,
657 "unable to grab IRQ %d, disabling device\n",
658 chip->pci->irq);
68e7fffc
TI		 659 if (do_disconnect)
660 snd_card_disconnect(chip->card);
661 return -1;
662 }
663 chip->irq = chip->pci->irq;
69e13418 664 pci_intx(chip->pci, !chip->msi);
68e7fffc
TI		 665 return 0;
666}
667
b6050ef6
TI		 668/* get the current DMA position with correction on VIA chips */
669static unsigned int azx_via_get_position(struct azx *chip,
670 struct azx_dev *azx_dev)
671{
672 unsigned int link_pos, mini_pos, bound_pos;
673 unsigned int mod_link_pos, mod_dma_pos, mod_mini_pos;
674 unsigned int fifo_size;
675
676 link_pos = azx_sd_readl(chip, azx_dev, SD_LPIB);
677 if (azx_dev->substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {
678 /* Playback, no problem using link position */
679 return link_pos;
680 }
681
682 /* Capture */
683 /* For new chipset,
684 * use mod to get the DMA position just like old chipset
685 */
686 mod_dma_pos = le32_to_cpu(*azx_dev->posbuf);
687 mod_dma_pos %= azx_dev->period_bytes;
688
689 /* azx_dev->fifo_size can't get FIFO size of in stream.
690 * Get from base address + offset.
691 */
692 fifo_size = readw(chip->remap_addr + VIA_IN_STREAM0_FIFO_SIZE_OFFSET);
693
694 if (azx_dev->insufficient) {
695 /* Link position never gather than FIFO size */
696 if (link_pos <= fifo_size)
697 return 0;
698
699 azx_dev->insufficient = 0;
700 }
701
702 if (link_pos <= fifo_size)
703 mini_pos = azx_dev->bufsize + link_pos - fifo_size;
704 else
705 mini_pos = link_pos - fifo_size;
706
707 /* Find nearest previous boudary */
708 mod_mini_pos = mini_pos % azx_dev->period_bytes;
709 mod_link_pos = link_pos % azx_dev->period_bytes;
710 if (mod_link_pos >= fifo_size)
711 bound_pos = link_pos - mod_link_pos;
712 else if (mod_dma_pos >= mod_mini_pos)
713 bound_pos = mini_pos - mod_mini_pos;
714 else {
715 bound_pos = mini_pos - mod_mini_pos + azx_dev->period_bytes;
716 if (bound_pos >= azx_dev->bufsize)
717 bound_pos = 0;
718 }
719
720 /* Calculate real DMA position we want */
721 return bound_pos + mod_dma_pos;
722}
723
83012a7c 724#ifdef CONFIG_PM
65fcd41d
TI		 725static DEFINE_MUTEX(card_list_lock);
726static LIST_HEAD(card_list);
727
728static void azx_add_card_list(struct azx *chip)
729{
9a34af4a 730 struct hda_intel *hda = container_of(chip, struct hda_intel, chip);
65fcd41d 731 mutex_lock(&card_list_lock);
9a34af4a 732 list_add(&hda->list, &card_list);
65fcd41d
TI		 733 mutex_unlock(&card_list_lock);
734}
735
736static void azx_del_card_list(struct azx *chip)
737{
9a34af4a 738 struct hda_intel *hda = container_of(chip, struct hda_intel, chip);
65fcd41d 739 mutex_lock(&card_list_lock);
9a34af4a 740 list_del_init(&hda->list);
65fcd41d
TI		 741 mutex_unlock(&card_list_lock);
742}
743
744/* trigger power-save check at writing parameter */
745static int param_set_xint(const char *val, const struct kernel_param *kp)
746{
9a34af4a 747 struct hda_intel *hda;
65fcd41d
TI		 748 struct azx *chip;
749 struct hda_codec *c;
750 int prev = power_save;
751 int ret = param_set_int(val, kp);
752
753 if (ret || prev == power_save)
754 return ret;
755
756 mutex_lock(&card_list_lock);
9a34af4a
TI		 757 list_for_each_entry(hda, &card_list, list) {
758 chip = &hda->chip;
65fcd41d
TI		 759 if (!chip->bus || chip->disabled)
760 continue;
761 list_for_each_entry(c, &chip->bus->codec_list, list)
762 snd_hda_power_sync(c);
763 }
764 mutex_unlock(&card_list_lock);
765 return 0;
766}
767#else
768#define azx_add_card_list(chip) /* NOP */
769#define azx_del_card_list(chip) /* NOP */
83012a7c 770#endif /* CONFIG_PM */
5c0b9bec 771
7ccbde57 772#if defined(CONFIG_PM_SLEEP) || defined(SUPPORT_VGA_SWITCHEROO)
5c0b9bec
TI		 773/*
774 * power management
775 */
68cb2b55 776static int azx_suspend(struct device *dev)
1da177e4 777{
68cb2b55
TI		 778 struct pci_dev *pci = to_pci_dev(dev);
779 struct snd_card *card = dev_get_drvdata(dev);
2d9772ef
TI		 780 struct azx *chip;
781 struct hda_intel *hda;
01b65bfb 782 struct azx_pcm *p;
1da177e4 783
2d9772ef
TI		 784 if (!card)
785 return 0;
786
787 chip = card->private_data;
788 hda = container_of(chip, struct hda_intel, chip);
1618e84a 789 if (chip->disabled || hda->init_failed)
c5c21523
TI		 790 return 0;
791
421a1252 792 snd_power_change_state(card, SNDRV_CTL_POWER_D3hot);
9ad593f6 793 azx_clear_irq_pending(chip);
01b65bfb
TI		 794 list_for_each_entry(p, &chip->pcm_list, list)
795 snd_pcm_suspend_all(p->pcm);
0b7a2e9c 796 if (chip->initialized)
8dd78330 797 snd_hda_suspend(chip->bus);
cb53c626 798 azx_stop_chip(chip);
7295b264 799 azx_enter_link_reset(chip);
30b35399 800 if (chip->irq >= 0) {
43001c95 801 free_irq(chip->irq, chip);
30b35399
TI		 802 chip->irq = -1;
803 }
a07187c9 804
68e7fffc 805 if (chip->msi)
43001c95 806 pci_disable_msi(chip->pci);
421a1252
TI		 807 pci_disable_device(pci);
808 pci_save_state(pci);
68cb2b55 809 pci_set_power_state(pci, PCI_D3hot);
99a2008d
WX		 810 if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL)
811 hda_display_power(false);
1da177e4
LT		 812 return 0;
813}
814
68cb2b55 815static int azx_resume(struct device *dev)
1da177e4 816{
68cb2b55
TI		 817 struct pci_dev *pci = to_pci_dev(dev);
818 struct snd_card *card = dev_get_drvdata(dev);
2d9772ef
TI		 819 struct azx *chip;
820 struct hda_intel *hda;
821
822 if (!card)
823 return 0;
1da177e4 824
2d9772ef
TI		 825 chip = card->private_data;
826 hda = container_of(chip, struct hda_intel, chip);
1618e84a 827 if (chip->disabled || hda->init_failed)
c5c21523
TI		 828 return 0;
829
a07187c9 830 if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL) {
99a2008d 831 hda_display_power(true);
e4d9e513 832 haswell_set_bclk(chip);
a07187c9 833 }
d14a7e0b
TI		 834 pci_set_power_state(pci, PCI_D0);
835 pci_restore_state(pci);
30b35399 836 if (pci_enable_device(pci) < 0) {
4e76a883
TI		 837 dev_err(chip->card->dev,
838 "pci_enable_device failed, disabling device\n");
30b35399
TI		 839 snd_card_disconnect(card);
840 return -EIO;
841 }
842 pci_set_master(pci);
68e7fffc
TI		 843 if (chip->msi)
844 if (pci_enable_msi(pci) < 0)
845 chip->msi = 0;
846 if (azx_acquire_irq(chip, 1) < 0)
30b35399 847 return -EIO;
cb53c626 848 azx_init_pci(chip);
d804ad92 849
17c3ad03 850 azx_init_chip(chip, true);
d804ad92 851
1da177e4 852 snd_hda_resume(chip->bus);
421a1252 853 snd_power_change_state(card, SNDRV_CTL_POWER_D0);
1da177e4
LT		 854 return 0;
855}
b8dfc462
ML		 856#endif /* CONFIG_PM_SLEEP || SUPPORT_VGA_SWITCHEROO */
857
858#ifdef CONFIG_PM_RUNTIME
859static int azx_runtime_suspend(struct device *dev)
860{
861 struct snd_card *card = dev_get_drvdata(dev);
2d9772ef
TI		 862 struct azx *chip;
863 struct hda_intel *hda;
b8dfc462 864
2d9772ef
TI		 865 if (!card)
866 return 0;
867
868 chip = card->private_data;
869 hda = container_of(chip, struct hda_intel, chip);
1618e84a 870 if (chip->disabled || hda->init_failed)
246efa4a
DA		 871 return 0;
872
873 if (!(chip->driver_caps & AZX_DCAPS_PM_RUNTIME))
874 return 0;
875
7d4f606c
WX		 876 /* enable controller wake up event */
877 azx_writew(chip, WAKEEN, azx_readw(chip, WAKEEN) |
878 STATESTS_INT_MASK);
879
b8dfc462 880 azx_stop_chip(chip);
873ce8ad 881 azx_enter_link_reset(chip);
b8dfc462 882 azx_clear_irq_pending(chip);
e4d9e513 883 if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL)
99a2008d 884 hda_display_power(false);
e4d9e513 885
b8dfc462
ML		 886 return 0;
887}
888
889static int azx_runtime_resume(struct device *dev)
890{
891 struct snd_card *card = dev_get_drvdata(dev);
2d9772ef
TI		 892 struct azx *chip;
893 struct hda_intel *hda;
7d4f606c
WX		 894 struct hda_bus *bus;
895 struct hda_codec *codec;
896 int status;
b8dfc462 897
2d9772ef
TI		 898 if (!card)
899 return 0;
900
901 chip = card->private_data;
902 hda = container_of(chip, struct hda_intel, chip);
1618e84a 903 if (chip->disabled || hda->init_failed)
246efa4a
DA		 904 return 0;
905
906 if (!(chip->driver_caps & AZX_DCAPS_PM_RUNTIME))
907 return 0;
908
a07187c9 909 if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL) {
99a2008d 910 hda_display_power(true);
e4d9e513 911 haswell_set_bclk(chip);
a07187c9 912 }
7d4f606c
WX		 913
914 /* Read STATESTS before controller reset */
915 status = azx_readw(chip, STATESTS);
916
b8dfc462 917 azx_init_pci(chip);
17c3ad03 918 azx_init_chip(chip, true);
7d4f606c
WX		 919
920 bus = chip->bus;
921 if (status && bus) {
922 list_for_each_entry(codec, &bus->codec_list, list)
923 if (status & (1 << codec->addr))
924 queue_delayed_work(codec->bus->workq,
925 &codec->jackpoll_work, codec->jackpoll_interval);
926 }
927
928 /* disable controller Wake Up event*/
929 azx_writew(chip, WAKEEN, azx_readw(chip, WAKEEN) &
930 ~STATESTS_INT_MASK);
931
b8dfc462
ML		 932 return 0;
933}
6eb827d2
TI		 934
935static int azx_runtime_idle(struct device *dev)
936{
937 struct snd_card *card = dev_get_drvdata(dev);
2d9772ef
TI		 938 struct azx *chip;
939 struct hda_intel *hda;
940
941 if (!card)
942 return 0;
6eb827d2 943
2d9772ef
TI		 944 chip = card->private_data;
945 hda = container_of(chip, struct hda_intel, chip);
1618e84a 946 if (chip->disabled || hda->init_failed)
246efa4a
DA		 947 return 0;
948
6eb827d2
TI		 949 if (!power_save_controller ||
950 !(chip->driver_caps & AZX_DCAPS_PM_RUNTIME))
951 return -EBUSY;
952
953 return 0;
954}
955
b8dfc462
ML		 956#endif /* CONFIG_PM_RUNTIME */
957
958#ifdef CONFIG_PM
959static const struct dev_pm_ops azx_pm = {
960 SET_SYSTEM_SLEEP_PM_OPS(azx_suspend, azx_resume)
6eb827d2 961 SET_RUNTIME_PM_OPS(azx_runtime_suspend, azx_runtime_resume, azx_runtime_idle)
b8dfc462
ML		 962};
963
68cb2b55
TI		 964#define AZX_PM_OPS &azx_pm
965#else
68cb2b55 966#define AZX_PM_OPS NULL
b8dfc462 967#endif /* CONFIG_PM */
1da177e4
LT		 968
969
48c8b0eb 970static int azx_probe_continue(struct azx *chip);
a82d51ed 971
8393ec4a 972#ifdef SUPPORT_VGA_SWITCHEROO
e23e7a14 973static struct pci_dev *get_bound_vga(struct pci_dev *pci);
a82d51ed 974
a82d51ed
TI		 975static void azx_vs_set_state(struct pci_dev *pci,
976 enum vga_switcheroo_state state)
977{
978 struct snd_card *card = pci_get_drvdata(pci);
979 struct azx *chip = card->private_data;
9a34af4a 980 struct hda_intel *hda = container_of(chip, struct hda_intel, chip);
a82d51ed
TI		 981 bool disabled;
982
9a34af4a
TI		 983 wait_for_completion(&hda->probe_wait);
984 if (hda->init_failed)
a82d51ed
TI		 985 return;
986
987 disabled = (state == VGA_SWITCHEROO_OFF);
988 if (chip->disabled == disabled)
989 return;
990
991 if (!chip->bus) {
992 chip->disabled = disabled;
993 if (!disabled) {
4e76a883
TI		 994 dev_info(chip->card->dev,
995 "Start delayed initialization\n");
5c90680e 996 if (azx_probe_continue(chip) < 0) {
4e76a883 997 dev_err(chip->card->dev, "initialization error\n");
9a34af4a 998 hda->init_failed = true;
a82d51ed
TI		 999 }
1000 }
1001 } else {
4e76a883
TI		 1002 dev_info(chip->card->dev, "%s via VGA-switcheroo\n",
1003 disabled ? "Disabling" : "Enabling");
a82d51ed 1004 if (disabled) {
8928756d
DR		 1005 pm_runtime_put_sync_suspend(card->dev);
1006 azx_suspend(card->dev);
246efa4a
DA		 1007 /* when we get suspended by vga switcheroo we end up in D3cold,
1008 * however we have no ACPI handle, so pci/acpi can't put us there,
1009 * put ourselves there */
1010 pci->current_state = PCI_D3cold;
a82d51ed 1011 chip->disabled = true;
128960a9 1012 if (snd_hda_lock_devices(chip->bus))
4e76a883
TI		 1013 dev_warn(chip->card->dev,
1014 "Cannot lock devices!\n");
a82d51ed
TI		 1015 } else {
1016 snd_hda_unlock_devices(chip->bus);
8928756d 1017 pm_runtime_get_noresume(card->dev);
a82d51ed 1018 chip->disabled = false;
8928756d 1019 azx_resume(card->dev);
a82d51ed
TI		 1020 }
1021 }
1022}
1023
1024static bool azx_vs_can_switch(struct pci_dev *pci)
1025{
1026 struct snd_card *card = pci_get_drvdata(pci);
1027 struct azx *chip = card->private_data;
9a34af4a 1028 struct hda_intel *hda = container_of(chip, struct hda_intel, chip);
a82d51ed 1029
9a34af4a
TI		 1030 wait_for_completion(&hda->probe_wait);
1031 if (hda->init_failed)
a82d51ed
TI		 1032 return false;
1033 if (chip->disabled || !chip->bus)
1034 return true;
1035 if (snd_hda_lock_devices(chip->bus))
1036 return false;
1037 snd_hda_unlock_devices(chip->bus);
1038 return true;
1039}
1040
e23e7a14 1041static void init_vga_switcheroo(struct azx *chip)
a82d51ed 1042{
9a34af4a 1043 struct hda_intel *hda = container_of(chip, struct hda_intel, chip);
a82d51ed
TI		 1044 struct pci_dev *p = get_bound_vga(chip->pci);
1045 if (p) {
4e76a883
TI		 1046 dev_info(chip->card->dev,
1047 "Handle VGA-switcheroo audio client\n");
9a34af4a 1048 hda->use_vga_switcheroo = 1;
a82d51ed
TI		 1049 pci_dev_put(p);
1050 }
1051}
1052
1053static const struct vga_switcheroo_client_ops azx_vs_ops = {
1054 .set_gpu_state = azx_vs_set_state,
1055 .can_switch = azx_vs_can_switch,
1056};
1057
e23e7a14 1058static int register_vga_switcheroo(struct azx *chip)
a82d51ed 1059{
9a34af4a 1060 struct hda_intel *hda = container_of(chip, struct hda_intel, chip);
128960a9
TI		 1061 int err;
1062
9a34af4a 1063 if (!hda->use_vga_switcheroo)
a82d51ed
TI		 1064 return 0;
1065 /* FIXME: currently only handling DIS controller
1066 * is there any machine with two switchable HDMI audio controllers?
1067 */
128960a9 1068 err = vga_switcheroo_register_audio_client(chip->pci, &azx_vs_ops,
a82d51ed
TI		 1069 VGA_SWITCHEROO_DIS,
1070 chip->bus != NULL);
128960a9
TI		 1071 if (err < 0)
1072 return err;
9a34af4a 1073 hda->vga_switcheroo_registered = 1;
246efa4a
DA		 1074
1075 /* register as an optimus hdmi audio power domain */
8928756d 1076 vga_switcheroo_init_domain_pm_optimus_hdmi_audio(chip->card->dev,
9a34af4a 1077 &hda->hdmi_pm_domain);
128960a9 1078 return 0;
a82d51ed
TI		 1079}
1080#else
1081#define init_vga_switcheroo(chip) /* NOP */
1082#define register_vga_switcheroo(chip) 0
8393ec4a 1083#define check_hdmi_disabled(pci) false
a82d51ed
TI		 1084#endif /* SUPPORT_VGA_SWITCHER */
1085
1da177e4
LT		 1086/*
1087 * destructor
1088 */
a98f90fd 1089static int azx_free(struct azx *chip)
1da177e4 1090{
c67e2228 1091 struct pci_dev *pci = chip->pci;
a07187c9 1092 struct hda_intel *hda = container_of(chip, struct hda_intel, chip);
4ce107b9
TI		 1093 int i;
1094
c67e2228
WX		 1095 if ((chip->driver_caps & AZX_DCAPS_PM_RUNTIME)
1096 && chip->running)
1097 pm_runtime_get_noresume(&pci->dev);
1098
65fcd41d
TI		 1099 azx_del_card_list(chip);
1100
0cbf0098
TI		 1101 azx_notifier_unregister(chip);
1102
9a34af4a
TI		 1103 hda->init_failed = 1; /* to be sure */
1104 complete_all(&hda->probe_wait);
f4c482a4 1105
9a34af4a 1106 if (use_vga_switcheroo(hda)) {
a82d51ed
TI		 1107 if (chip->disabled && chip->bus)
1108 snd_hda_unlock_devices(chip->bus);
9a34af4a 1109 if (hda->vga_switcheroo_registered)
128960a9 1110 vga_switcheroo_unregister_client(chip->pci);
a82d51ed
TI		 1111 }
1112
ce43fbae 1113 if (chip->initialized) {
9ad593f6 1114 azx_clear_irq_pending(chip);
07e4ca50 1115 for (i = 0; i < chip->num_streams; i++)
1da177e4 1116 azx_stream_stop(chip, &chip->azx_dev[i]);
cb53c626 1117 azx_stop_chip(chip);
1da177e4
LT		 1118 }
1119
f000fd80 1120 if (chip->irq >= 0)
1da177e4 1121 free_irq(chip->irq, (void*)chip);
68e7fffc 1122 if (chip->msi)
30b35399 1123 pci_disable_msi(chip->pci);
f079c25a
TI		 1124 if (chip->remap_addr)
1125 iounmap(chip->remap_addr);
1da177e4 1126
67908994 1127 azx_free_stream_pages(chip);
a82d51ed
TI		 1128 if (chip->region_requested)
1129 pci_release_regions(chip->pci);
1da177e4 1130 pci_disable_device(chip->pci);
07e4ca50 1131 kfree(chip->azx_dev);
4918cdab
TI		 1132#ifdef CONFIG_SND_HDA_PATCH_LOADER
1133 if (chip->fw)
1134 release_firmware(chip->fw);
1135#endif
99a2008d
WX		 1136 if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL) {
1137 hda_display_power(false);
1138 hda_i915_exit();
1139 }
a07187c9 1140 kfree(hda);
1da177e4
LT		 1141
1142 return 0;
1143}
1144
a98f90fd 1145static int azx_dev_free(struct snd_device *device)
1da177e4
LT		 1146{
1147 return azx_free(device->device_data);
1148}
1149
8393ec4a 1150#ifdef SUPPORT_VGA_SWITCHEROO
9121947d
TI		 1151/*
1152 * Check of disabled HDMI controller by vga-switcheroo
1153 */
e23e7a14 1154static struct pci_dev *get_bound_vga(struct pci_dev *pci)
9121947d
TI		 1155{
1156 struct pci_dev *p;
1157
1158 /* check only discrete GPU */
1159 switch (pci->vendor) {
1160 case PCI_VENDOR_ID_ATI:
1161 case PCI_VENDOR_ID_AMD:
1162 case PCI_VENDOR_ID_NVIDIA:
1163 if (pci->devfn == 1) {
1164 p = pci_get_domain_bus_and_slot(pci_domain_nr(pci->bus),
1165 pci->bus->number, 0);
1166 if (p) {
1167 if ((p->class >> 8) == PCI_CLASS_DISPLAY_VGA)
1168 return p;
1169 pci_dev_put(p);
1170 }
1171 }
1172 break;
1173 }
1174 return NULL;
1175}
1176
e23e7a14 1177static bool check_hdmi_disabled(struct pci_dev *pci)
9121947d
TI		 1178{
1179 bool vga_inactive = false;
1180 struct pci_dev *p = get_bound_vga(pci);
1181
1182 if (p) {
12b78a7f 1183 if (vga_switcheroo_get_client_state(p) == VGA_SWITCHEROO_OFF)
9121947d
TI		 1184 vga_inactive = true;
1185 pci_dev_put(p);
1186 }
1187 return vga_inactive;
1188}
8393ec4a 1189#endif /* SUPPORT_VGA_SWITCHEROO */
9121947d 1190
3372a153
TI		 1191/*
1192 * white/black-listing for position_fix
1193 */
e23e7a14 1194static struct snd_pci_quirk position_fix_list[] = {
d2e1c973
TI		 1195 SND_PCI_QUIRK(0x1028, 0x01cc, "Dell D820", POS_FIX_LPIB),
1196 SND_PCI_QUIRK(0x1028, 0x01de, "Dell Precision 390", POS_FIX_LPIB),
2f703e7a 1197 SND_PCI_QUIRK(0x103c, 0x306d, "HP dv3", POS_FIX_LPIB),
d2e1c973 1198 SND_PCI_QUIRK(0x1043, 0x813d, "ASUS P5AD2", POS_FIX_LPIB),
dd37f8e8 1199 SND_PCI_QUIRK(0x1043, 0x81b3, "ASUS", POS_FIX_LPIB),
9f75c1b1 1200 SND_PCI_QUIRK(0x1043, 0x81e7, "ASUS M2V", POS_FIX_LPIB),
e96d3127 1201 SND_PCI_QUIRK(0x104d, 0x9069, "Sony VPCS11V9E", POS_FIX_LPIB),
b01de4fb 1202 SND_PCI_QUIRK(0x10de, 0xcb89, "Macbook Pro 7,1", POS_FIX_LPIB),
61bb42c3 1203 SND_PCI_QUIRK(0x1297, 0x3166, "Shuttle", POS_FIX_LPIB),
9ec8ddad 1204 SND_PCI_QUIRK(0x1458, 0xa022, "ga-ma770-ud3", POS_FIX_LPIB),
45d4ebf1 1205 SND_PCI_QUIRK(0x1462, 0x1002, "MSI Wind U115", POS_FIX_LPIB),
8815cd03 1206 SND_PCI_QUIRK(0x1565, 0x8218, "Biostar Microtech", POS_FIX_LPIB),
b90c0764 1207 SND_PCI_QUIRK(0x1849, 0x0888, "775Dual-VSTA", POS_FIX_LPIB),
0e0280dc 1208 SND_PCI_QUIRK(0x8086, 0x2503, "DG965OT AAD63733-203", POS_FIX_LPIB),
3372a153
TI		 1209 {}
1210};
1211
e23e7a14 1212static int check_position_fix(struct azx *chip, int fix)
3372a153
TI		 1213{
1214 const struct snd_pci_quirk *q;
1215
c673ba1c 1216 switch (fix) {
1dac6695 1217 case POS_FIX_AUTO:
c673ba1c
TI		 1218 case POS_FIX_LPIB:
1219 case POS_FIX_POSBUF:
4cb36310 1220 case POS_FIX_VIACOMBO:
a6f2fd55 1221 case POS_FIX_COMBO:
c673ba1c
TI		 1222 return fix;
1223 }
1224
c673ba1c
TI		 1225 q = snd_pci_quirk_lookup(chip->pci, position_fix_list);
1226 if (q) {
4e76a883
TI		 1227 dev_info(chip->card->dev,
1228 "position_fix set to %d for device %04x:%04x\n",
1229 q->value, q->subvendor, q->subdevice);
c673ba1c 1230 return q->value;
3372a153 1231 }
bdd9ef24
DH		 1232
1233 /* Check VIA/ATI HD Audio Controller exist */
9477c58e 1234 if (chip->driver_caps & AZX_DCAPS_POSFIX_VIA) {
4e76a883 1235 dev_dbg(chip->card->dev, "Using VIACOMBO position fix\n");
bdd9ef24 1236 return POS_FIX_VIACOMBO;
9477c58e
TI		 1237 }
1238 if (chip->driver_caps & AZX_DCAPS_POSFIX_LPIB) {
4e76a883 1239 dev_dbg(chip->card->dev, "Using LPIB position fix\n");
50e3bbf9 1240 return POS_FIX_LPIB;
bdd9ef24 1241 }
c673ba1c 1242 return POS_FIX_AUTO;
3372a153
TI		 1243}
1244
b6050ef6
TI		 1245static void assign_position_fix(struct azx *chip, int fix)
1246{
1247 static azx_get_pos_callback_t callbacks[] = {
1248 [POS_FIX_AUTO] = NULL,
1249 [POS_FIX_LPIB] = azx_get_pos_lpib,
1250 [POS_FIX_POSBUF] = azx_get_pos_posbuf,
1251 [POS_FIX_VIACOMBO] = azx_via_get_position,
1252 [POS_FIX_COMBO] = azx_get_pos_lpib,
1253 };
1254
1255 chip->get_position[0] = chip->get_position[1] = callbacks[fix];
1256
1257 /* combo mode uses LPIB only for playback */
1258 if (fix == POS_FIX_COMBO)
1259 chip->get_position[1] = NULL;
1260
1261 if (fix == POS_FIX_POSBUF &&
1262 (chip->driver_caps & AZX_DCAPS_COUNT_LPIB_DELAY)) {
1263 chip->get_delay[0] = chip->get_delay[1] =
1264 azx_get_delay_from_lpib;
1265 }
1266
1267}
1268
669ba27a
TI		 1269/*
1270 * black-lists for probe_mask
1271 */
e23e7a14 1272static struct snd_pci_quirk probe_mask_list[] = {
669ba27a
TI		 1273 /* Thinkpad often breaks the controller communication when accessing
1274 * to the non-working (or non-existing) modem codec slot.
1275 */
1276 SND_PCI_QUIRK(0x1014, 0x05b7, "Thinkpad Z60", 0x01),
1277 SND_PCI_QUIRK(0x17aa, 0x2010, "Thinkpad X/T/R60", 0x01),
1278 SND_PCI_QUIRK(0x17aa, 0x20ac, "Thinkpad X/T/R61", 0x01),
0edb9454
TI		 1279 /* broken BIOS */
1280 SND_PCI_QUIRK(0x1028, 0x20ac, "Dell Studio Desktop", 0x01),
ef1681d8
TI		 1281 /* including bogus ALC268 in slot#2 that conflicts with ALC888 */
1282 SND_PCI_QUIRK(0x17c0, 0x4085, "Medion MD96630", 0x01),
20db7cb0 1283 /* forced codec slots */
93574844 1284 SND_PCI_QUIRK(0x1043, 0x1262, "ASUS W5Fm", 0x103),
20db7cb0 1285 SND_PCI_QUIRK(0x1046, 0x1262, "ASUS W5F", 0x103),
f3af9051
JK		 1286 /* WinFast VP200 H (Teradici) user reported broken communication */
1287 SND_PCI_QUIRK(0x3a21, 0x040d, "WinFast VP200 H", 0x101),
669ba27a
TI		 1288 {}
1289};
1290
f1eaaeec
TI		 1291#define AZX_FORCE_CODEC_MASK 0x100
1292
e23e7a14 1293static void check_probe_mask(struct azx *chip, int dev)
669ba27a
TI		 1294{
1295 const struct snd_pci_quirk *q;
1296
f1eaaeec
TI		 1297 chip->codec_probe_mask = probe_mask[dev];
1298 if (chip->codec_probe_mask == -1) {
669ba27a
TI		 1299 q = snd_pci_quirk_lookup(chip->pci, probe_mask_list);
1300 if (q) {
4e76a883
TI		 1301 dev_info(chip->card->dev,
1302 "probe_mask set to 0x%x for device %04x:%04x\n",
1303 q->value, q->subvendor, q->subdevice);
f1eaaeec 1304 chip->codec_probe_mask = q->value;
669ba27a
TI		 1305 }
1306 }
f1eaaeec
TI		 1307
1308 /* check forced option */
1309 if (chip->codec_probe_mask != -1 &&
1310 (chip->codec_probe_mask & AZX_FORCE_CODEC_MASK)) {
1311 chip->codec_mask = chip->codec_probe_mask & 0xff;
4e76a883
TI		 1312 dev_info(chip->card->dev, "codec_mask forced to 0x%x\n",
1313 chip->codec_mask);
f1eaaeec 1314 }
669ba27a
TI		 1315}
1316
4d8e22e0 1317/*
71623855 1318 * white/black-list for enable_msi
4d8e22e0 1319 */
e23e7a14 1320static struct snd_pci_quirk msi_black_list[] = {
693e0cb0
DH		 1321 SND_PCI_QUIRK(0x103c, 0x2191, "HP", 0), /* AMD Hudson */
1322 SND_PCI_QUIRK(0x103c, 0x2192, "HP", 0), /* AMD Hudson */
1323 SND_PCI_QUIRK(0x103c, 0x21f7, "HP", 0), /* AMD Hudson */
1324 SND_PCI_QUIRK(0x103c, 0x21fa, "HP", 0), /* AMD Hudson */
9dc8398b 1325 SND_PCI_QUIRK(0x1043, 0x81f2, "ASUS", 0), /* Athlon64 X2 + nvidia */
0a27fcfa 1326 SND_PCI_QUIRK(0x1043, 0x81f6, "ASUS", 0), /* nvidia */
ecd21626 1327 SND_PCI_QUIRK(0x1043, 0x822d, "ASUS", 0), /* Athlon64 X2 + nvidia MCP55 */
83f72151 1328 SND_PCI_QUIRK(0x1179, 0xfb44, "Toshiba Satellite C870", 0), /* AMD Hudson */
4193d13b 1329 SND_PCI_QUIRK(0x1849, 0x0888, "ASRock", 0), /* Athlon64 X2 + nvidia */
3815595e 1330 SND_PCI_QUIRK(0xa0a0, 0x0575, "Aopen MZ915-M", 0), /* ICH6 */
4d8e22e0
TI		 1331 {}
1332};
1333
e23e7a14 1334static void check_msi(struct azx *chip)
4d8e22e0
TI		 1335{
1336 const struct snd_pci_quirk *q;
1337
71623855
TI		 1338 if (enable_msi >= 0) {
1339 chip->msi = !!enable_msi;
4d8e22e0 1340 return;
71623855
TI		 1341 }
1342 chip->msi = 1; /* enable MSI as default */
1343 q = snd_pci_quirk_lookup(chip->pci, msi_black_list);
4d8e22e0 1344 if (q) {
4e76a883
TI		 1345 dev_info(chip->card->dev,
1346 "msi for device %04x:%04x set to %d\n",
1347 q->subvendor, q->subdevice, q->value);
4d8e22e0 1348 chip->msi = q->value;
80c43ed7
TI		 1349 return;
1350 }
1351
1352 /* NVidia chipsets seem to cause troubles with MSI */
9477c58e 1353 if (chip->driver_caps & AZX_DCAPS_NO_MSI) {
4e76a883 1354 dev_info(chip->card->dev, "Disabling MSI\n");
80c43ed7 1355 chip->msi = 0;
4d8e22e0
TI		 1356 }
1357}
1358
a1585d76 1359/* check the snoop mode availability */
e23e7a14 1360static void azx_check_snoop_available(struct azx *chip)
a1585d76
TI		 1361{
1362 bool snoop = chip->snoop;
1363
1364 switch (chip->driver_type) {
1365 case AZX_DRIVER_VIA:
1366 /* force to non-snoop mode for a new VIA controller
1367 * when BIOS is set
1368 */
1369 if (snoop) {
1370 u8 val;
1371 pci_read_config_byte(chip->pci, 0x42, &val);
1372 if (!(val & 0x80) && chip->pci->revision == 0x30)
1373 snoop = false;
1374 }
1375 break;
1376 case AZX_DRIVER_ATIHDMI_NS:
1377 /* new ATI HDMI requires non-snoop */
1378 snoop = false;
1379 break;
c1279f87 1380 case AZX_DRIVER_CTHDA:
c563f473 1381 case AZX_DRIVER_CMEDIA:
c1279f87
TI		 1382 snoop = false;
1383 break;
a1585d76
TI		 1384 }
1385
1386 if (snoop != chip->snoop) {
4e76a883
TI		 1387 dev_info(chip->card->dev, "Force to %s mode\n",
1388 snoop ? "snoop" : "non-snoop");
a1585d76
TI		 1389 chip->snoop = snoop;
1390 }
1391}
669ba27a 1392
99a2008d
WX		 1393static void azx_probe_work(struct work_struct *work)
1394{
9a34af4a
TI		 1395 struct hda_intel *hda = container_of(work, struct hda_intel, probe_work);
1396 azx_probe_continue(&hda->chip);
99a2008d 1397}
99a2008d 1398
1da177e4
LT		 1399/*
1400 * constructor
1401 */
e23e7a14
BP		 1402static int azx_create(struct snd_card *card, struct pci_dev *pci,
1403 int dev, unsigned int driver_caps,
40830813 1404 const struct hda_controller_ops *hda_ops,
e23e7a14 1405 struct azx **rchip)
1da177e4 1406{
a98f90fd 1407 static struct snd_device_ops ops = {
1da177e4
LT		 1408 .dev_free = azx_dev_free,
1409 };
a07187c9 1410 struct hda_intel *hda;
a82d51ed
TI		 1411 struct azx *chip;
1412 int err;
1da177e4
LT		 1413
1414 *rchip = NULL;
bcd72003 1415
927fc866
PM		 1416 err = pci_enable_device(pci);
1417 if (err < 0)
1da177e4
LT		 1418 return err;
1419
a07187c9
ML		 1420 hda = kzalloc(sizeof(*hda), GFP_KERNEL);
1421 if (!hda) {
1422 dev_err(card->dev, "Cannot allocate hda\n");
1da177e4
LT		 1423 pci_disable_device(pci);
1424 return -ENOMEM;
1425 }
1426
a07187c9 1427 chip = &hda->chip;
1da177e4 1428 spin_lock_init(&chip->reg_lock);
62932df8 1429 mutex_init(&chip->open_mutex);
1da177e4
LT		 1430 chip->card = card;
1431 chip->pci = pci;
40830813 1432 chip->ops = hda_ops;
1da177e4 1433 chip->irq = -1;
9477c58e
TI		 1434 chip->driver_caps = driver_caps;
1435 chip->driver_type = driver_caps & 0xff;
4d8e22e0 1436 check_msi(chip);
555e219f 1437 chip->dev_index = dev;
749ee287 1438 chip->jackpoll_ms = jackpoll_ms;
01b65bfb 1439 INIT_LIST_HEAD(&chip->pcm_list);
9a34af4a
TI		 1440 INIT_WORK(&hda->irq_pending_work, azx_irq_pending_work);
1441 INIT_LIST_HEAD(&hda->list);
a82d51ed 1442 init_vga_switcheroo(chip);
9a34af4a 1443 init_completion(&hda->probe_wait);
1da177e4 1444
b6050ef6 1445 assign_position_fix(chip, check_position_fix(chip, position_fix[dev]));
a6f2fd55 1446
5aba4f8e 1447 check_probe_mask(chip, dev);
3372a153 1448
27346166 1449 chip->single_cmd = single_cmd;
27fe48d9 1450 chip->snoop = hda_snoop;
a1585d76 1451 azx_check_snoop_available(chip);
c74db86b 1452
5c0d7bc1
TI		 1453 if (bdl_pos_adj[dev] < 0) {
1454 switch (chip->driver_type) {
0c6341ac 1455 case AZX_DRIVER_ICH:
32679f95 1456 case AZX_DRIVER_PCH:
0c6341ac 1457 bdl_pos_adj[dev] = 1;
5c0d7bc1
TI		 1458 break;
1459 default:
0c6341ac 1460 bdl_pos_adj[dev] = 32;
5c0d7bc1
TI		 1461 break;
1462 }
1463 }
9cdc0115 1464 chip->bdl_pos_adj = bdl_pos_adj;
5c0d7bc1 1465
a82d51ed
TI		 1466 err = snd_device_new(card, SNDRV_DEV_LOWLEVEL, chip, &ops);
1467 if (err < 0) {
4e76a883 1468 dev_err(card->dev, "Error creating device [card]!\n");
a82d51ed
TI		 1469 azx_free(chip);
1470 return err;
1471 }
1472
99a2008d 1473 /* continue probing in work context as may trigger request module */
9a34af4a 1474 INIT_WORK(&hda->probe_work, azx_probe_work);
99a2008d 1475
a82d51ed 1476 *rchip = chip;
99a2008d 1477
a82d51ed
TI		 1478 return 0;
1479}
1480
48c8b0eb 1481static int azx_first_init(struct azx *chip)
a82d51ed
TI		 1482{
1483 int dev = chip->dev_index;
1484 struct pci_dev *pci = chip->pci;
1485 struct snd_card *card = chip->card;
67908994 1486 int err;
a82d51ed
TI		 1487 unsigned short gcap;
1488
07e4ca50
TI		 1489#if BITS_PER_LONG != 64
1490 /* Fix up base address on ULI M5461 */
1491 if (chip->driver_type == AZX_DRIVER_ULI) {
1492 u16 tmp3;
1493 pci_read_config_word(pci, 0x40, &tmp3);
1494 pci_write_config_word(pci, 0x40, tmp3 | 0x10);
1495 pci_write_config_dword(pci, PCI_BASE_ADDRESS_1, 0);
1496 }
1497#endif
1498
927fc866 1499 err = pci_request_regions(pci, "ICH HD audio");
a82d51ed 1500 if (err < 0)
1da177e4 1501 return err;
a82d51ed 1502 chip->region_requested = 1;
1da177e4 1503
927fc866 1504 chip->addr = pci_resource_start(pci, 0);
2f5ad54e 1505 chip->remap_addr = pci_ioremap_bar(pci, 0);
1da177e4 1506 if (chip->remap_addr == NULL) {
4e76a883 1507 dev_err(card->dev, "ioremap error\n");
a82d51ed 1508 return -ENXIO;
1da177e4
LT		 1509 }
1510
68e7fffc
TI		 1511 if (chip->msi)
1512 if (pci_enable_msi(pci) < 0)
1513 chip->msi = 0;
7376d013 1514
a82d51ed
TI		 1515 if (azx_acquire_irq(chip, 0) < 0)
1516 return -EBUSY;
1da177e4
LT		 1517
1518 pci_set_master(pci);
1519 synchronize_irq(chip->irq);
1520
bcd72003 1521 gcap = azx_readw(chip, GCAP);
4e76a883 1522 dev_dbg(card->dev, "chipset global capabilities = 0x%x\n", gcap);
bcd72003 1523
dc4c2e6b 1524 /* disable SB600 64bit support for safety */
9477c58e 1525 if (chip->pci->vendor == PCI_VENDOR_ID_ATI) {
dc4c2e6b
AB		 1526 struct pci_dev *p_smbus;
1527 p_smbus = pci_get_device(PCI_VENDOR_ID_ATI,
1528 PCI_DEVICE_ID_ATI_SBX00_SMBUS,
1529 NULL);
1530 if (p_smbus) {
1531 if (p_smbus->revision < 0x30)
fb1d8ac2 1532 gcap &= ~AZX_GCAP_64OK;
dc4c2e6b
AB		 1533 pci_dev_put(p_smbus);
1534 }
1535 }
09240cf4 1536
9477c58e
TI		 1537 /* disable 64bit DMA address on some devices */
1538 if (chip->driver_caps & AZX_DCAPS_NO_64BIT) {
4e76a883 1539 dev_dbg(card->dev, "Disabling 64bit DMA\n");
fb1d8ac2 1540 gcap &= ~AZX_GCAP_64OK;
9477c58e 1541 }
396087ea 1542
2ae66c26 1543 /* disable buffer size rounding to 128-byte multiples if supported */
7bfe059e
TI		 1544 if (align_buffer_size >= 0)
1545 chip->align_buffer_size = !!align_buffer_size;
1546 else {
1547 if (chip->driver_caps & AZX_DCAPS_BUFSIZE)
1548 chip->align_buffer_size = 0;
1549 else if (chip->driver_caps & AZX_DCAPS_ALIGN_BUFSIZE)
1550 chip->align_buffer_size = 1;
1551 else
1552 chip->align_buffer_size = 1;
1553 }
2ae66c26 1554
cf7aaca8 1555 /* allow 64bit DMA address if supported by H/W */
fb1d8ac2 1556 if ((gcap & AZX_GCAP_64OK) && !pci_set_dma_mask(pci, DMA_BIT_MASK(64)))
e930438c 1557 pci_set_consistent_dma_mask(pci, DMA_BIT_MASK(64));
09240cf4 1558 else {
e930438c
YH		 1559 pci_set_dma_mask(pci, DMA_BIT_MASK(32));
1560 pci_set_consistent_dma_mask(pci, DMA_BIT_MASK(32));
09240cf4 1561 }
cf7aaca8 1562
8b6ed8e7
TI		 1563 /* read number of streams from GCAP register instead of using
1564 * hardcoded value
1565 */
1566 chip->capture_streams = (gcap >> 8) & 0x0f;
1567 chip->playback_streams = (gcap >> 12) & 0x0f;
1568 if (!chip->playback_streams && !chip->capture_streams) {
bcd72003
TD		 1569 /* gcap didn't give any info, switching to old method */
1570
1571 switch (chip->driver_type) {
1572 case AZX_DRIVER_ULI:
1573 chip->playback_streams = ULI_NUM_PLAYBACK;
1574 chip->capture_streams = ULI_NUM_CAPTURE;
bcd72003
TD		 1575 break;
1576 case AZX_DRIVER_ATIHDMI:
1815b34a 1577 case AZX_DRIVER_ATIHDMI_NS:
bcd72003
TD		 1578 chip->playback_streams = ATIHDMI_NUM_PLAYBACK;
1579 chip->capture_streams = ATIHDMI_NUM_CAPTURE;
bcd72003 1580 break;
c4da29ca 1581 case AZX_DRIVER_GENERIC:
bcd72003
TD		 1582 default:
1583 chip->playback_streams = ICH6_NUM_PLAYBACK;
1584 chip->capture_streams = ICH6_NUM_CAPTURE;
bcd72003
TD		 1585 break;
1586 }
07e4ca50 1587 }
8b6ed8e7
TI		 1588 chip->capture_index_offset = 0;
1589 chip->playback_index_offset = chip->capture_streams;
07e4ca50 1590 chip->num_streams = chip->playback_streams + chip->capture_streams;
d01ce99f
TI		 1591 chip->azx_dev = kcalloc(chip->num_streams, sizeof(*chip->azx_dev),
1592 GFP_KERNEL);
927fc866 1593 if (!chip->azx_dev) {
4e76a883 1594 dev_err(card->dev, "cannot malloc azx_dev\n");
a82d51ed 1595 return -ENOMEM;
07e4ca50
TI		 1596 }
1597
67908994 1598 err = azx_alloc_stream_pages(chip);
81740861 1599 if (err < 0)
a82d51ed 1600 return err;
1da177e4
LT		 1601
1602 /* initialize streams */
1603 azx_init_stream(chip);
1604
1605 /* initialize chip */
cb53c626 1606 azx_init_pci(chip);
e4d9e513
ML		 1607
1608 if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL)
1609 haswell_set_bclk(chip);
1610
10e77dda 1611 azx_init_chip(chip, (probe_only[dev] & 2) == 0);
1da177e4
LT		 1612
1613 /* codec detection */
927fc866 1614 if (!chip->codec_mask) {
4e76a883 1615 dev_err(card->dev, "no codecs found!\n");
a82d51ed 1616 return -ENODEV;
1da177e4
LT		 1617 }
1618
07e4ca50 1619 strcpy(card->driver, "HDA-Intel");
18cb7109
TI		 1620 strlcpy(card->shortname, driver_short_names[chip->driver_type],
1621 sizeof(card->shortname));
1622 snprintf(card->longname, sizeof(card->longname),
1623 "%s at 0x%lx irq %i",
1624 card->shortname, chip->addr, chip->irq);
07e4ca50 1625
1da177e4 1626 return 0;
1da177e4
LT		 1627}
1628
cb53c626
TI		 1629static void power_down_all_codecs(struct azx *chip)
1630{
83012a7c 1631#ifdef CONFIG_PM
cb53c626
TI		 1632 /* The codecs were powered up in snd_hda_codec_new().
1633 * Now all initialization done, so turn them down if possible
1634 */
1635 struct hda_codec *codec;
1636 list_for_each_entry(codec, &chip->bus->codec_list, list) {
1637 snd_hda_power_down(codec);
1638 }
1639#endif
1640}
1641
97c6a3d1 1642#ifdef CONFIG_SND_HDA_PATCH_LOADER
5cb543db
TI		 1643/* callback from request_firmware_nowait() */
1644static void azx_firmware_cb(const struct firmware *fw, void *context)
1645{
1646 struct snd_card *card = context;
1647 struct azx *chip = card->private_data;
1648 struct pci_dev *pci = chip->pci;
1649
1650 if (!fw) {
4e76a883 1651 dev_err(card->dev, "Cannot load firmware, aborting\n");
5cb543db
TI		 1652 goto error;
1653 }
1654
1655 chip->fw = fw;
1656 if (!chip->disabled) {
1657 /* continue probing */
1658 if (azx_probe_continue(chip))
1659 goto error;
1660 }
1661 return; /* OK */
1662
1663 error:
1664 snd_card_free(card);
1665 pci_set_drvdata(pci, NULL);
1666}
97c6a3d1 1667#endif
5cb543db 1668
40830813
DR		 1669/*
1670 * HDA controller ops.
1671 */
1672
1673/* PCI register access. */
db291e36 1674static void pci_azx_writel(u32 value, u32 __iomem *addr)
40830813
DR		 1675{
1676 writel(value, addr);
1677}
1678
db291e36 1679static u32 pci_azx_readl(u32 __iomem *addr)
40830813
DR		 1680{
1681 return readl(addr);
1682}
1683
db291e36 1684static void pci_azx_writew(u16 value, u16 __iomem *addr)
40830813
DR		 1685{
1686 writew(value, addr);
1687}
1688
db291e36 1689static u16 pci_azx_readw(u16 __iomem *addr)
40830813
DR		 1690{
1691 return readw(addr);
1692}
1693
db291e36 1694static void pci_azx_writeb(u8 value, u8 __iomem *addr)
40830813
DR		 1695{
1696 writeb(value, addr);
1697}
1698
db291e36 1699static u8 pci_azx_readb(u8 __iomem *addr)
40830813
DR		 1700{
1701 return readb(addr);
1702}
1703
f46ea609
DR		 1704static int disable_msi_reset_irq(struct azx *chip)
1705{
1706 int err;
1707
1708 free_irq(chip->irq, chip);
1709 chip->irq = -1;
1710 pci_disable_msi(chip->pci);
1711 chip->msi = 0;
1712 err = azx_acquire_irq(chip, 1);
1713 if (err < 0)
1714 return err;
1715
1716 return 0;
1717}
1718
b419b35b
DR		 1719/* DMA page allocation helpers. */
1720static int dma_alloc_pages(struct azx *chip,
1721 int type,
1722 size_t size,
1723 struct snd_dma_buffer *buf)
1724{
1725 int err;
1726
1727 err = snd_dma_alloc_pages(type,
1728 chip->card->dev,
1729 size, buf);
1730 if (err < 0)
1731 return err;
1732 mark_pages_wc(chip, buf, true);
1733 return 0;
1734}
1735
1736static void dma_free_pages(struct azx *chip, struct snd_dma_buffer *buf)
1737{
1738 mark_pages_wc(chip, buf, false);
1739 snd_dma_free_pages(buf);
1740}
1741
1742static int substream_alloc_pages(struct azx *chip,
1743 struct snd_pcm_substream *substream,
1744 size_t size)
1745{
1746 struct azx_dev *azx_dev = get_azx_dev(substream);
1747 int ret;
1748
1749 mark_runtime_wc(chip, azx_dev, substream, false);
1750 azx_dev->bufsize = 0;
1751 azx_dev->period_bytes = 0;
1752 azx_dev->format_val = 0;
1753 ret = snd_pcm_lib_malloc_pages(substream, size);
1754 if (ret < 0)
1755 return ret;
1756 mark_runtime_wc(chip, azx_dev, substream, true);
1757 return 0;
1758}
1759
1760static int substream_free_pages(struct azx *chip,
1761 struct snd_pcm_substream *substream)
1762{
1763 struct azx_dev *azx_dev = get_azx_dev(substream);
1764 mark_runtime_wc(chip, azx_dev, substream, false);
1765 return snd_pcm_lib_free_pages(substream);
1766}
1767
8769b278
DR		 1768static void pcm_mmap_prepare(struct snd_pcm_substream *substream,
1769 struct vm_area_struct *area)
1770{
1771#ifdef CONFIG_X86
1772 struct azx_pcm *apcm = snd_pcm_substream_chip(substream);
1773 struct azx *chip = apcm->chip;
3b70bdba 1774 if (!azx_snoop(chip) && chip->driver_type != AZX_DRIVER_CMEDIA)
8769b278
DR		 1775 area->vm_page_prot = pgprot_writecombine(area->vm_page_prot);
1776#endif
1777}
1778
40830813 1779static const struct hda_controller_ops pci_hda_ops = {
778bde6f
DR		 1780 .reg_writel = pci_azx_writel,
1781 .reg_readl = pci_azx_readl,
1782 .reg_writew = pci_azx_writew,
1783 .reg_readw = pci_azx_readw,
1784 .reg_writeb = pci_azx_writeb,
1785 .reg_readb = pci_azx_readb,
f46ea609 1786 .disable_msi_reset_irq = disable_msi_reset_irq,
b419b35b
DR		 1787 .dma_alloc_pages = dma_alloc_pages,
1788 .dma_free_pages = dma_free_pages,
1789 .substream_alloc_pages = substream_alloc_pages,
1790 .substream_free_pages = substream_free_pages,
8769b278 1791 .pcm_mmap_prepare = pcm_mmap_prepare,
7ca954a8 1792 .position_check = azx_position_check,
40830813
DR		 1793};
1794
e23e7a14
BP		 1795static int azx_probe(struct pci_dev *pci,
1796 const struct pci_device_id *pci_id)
1da177e4 1797{
5aba4f8e 1798 static int dev;
a98f90fd 1799 struct snd_card *card;
9a34af4a 1800 struct hda_intel *hda;
a98f90fd 1801 struct azx *chip;
aad730d0 1802 bool schedule_probe;
927fc866 1803 int err;
1da177e4 1804
5aba4f8e
TI		 1805 if (dev >= SNDRV_CARDS)
1806 return -ENODEV;
1807 if (!enable[dev]) {
1808 dev++;
1809 return -ENOENT;
1810 }
1811
60c5772b
TI		 1812 err = snd_card_new(&pci->dev, index[dev], id[dev], THIS_MODULE,
1813 0, &card);
e58de7ba 1814 if (err < 0) {
4e76a883 1815 dev_err(&pci->dev, "Error creating card!\n");
e58de7ba 1816 return err;
1da177e4
LT		 1817 }
1818
40830813
DR		 1819 err = azx_create(card, pci, dev, pci_id->driver_data,
1820 &pci_hda_ops, &chip);
41dda0fd
WF		 1821 if (err < 0)
1822 goto out_free;
421a1252 1823 card->private_data = chip;
9a34af4a 1824 hda = container_of(chip, struct hda_intel, chip);
f4c482a4
TI		 1825
1826 pci_set_drvdata(pci, card);
1827
1828 err = register_vga_switcheroo(chip);
1829 if (err < 0) {
4e76a883 1830 dev_err(card->dev, "Error registering VGA-switcheroo client\n");
f4c482a4
TI		 1831 goto out_free;
1832 }
1833
1834 if (check_hdmi_disabled(pci)) {
4e76a883
TI		 1835 dev_info(card->dev, "VGA controller is disabled\n");
1836 dev_info(card->dev, "Delaying initialization\n");
f4c482a4
TI		 1837 chip->disabled = true;
1838 }
1839
aad730d0 1840 schedule_probe = !chip->disabled;
1da177e4 1841
4918cdab
TI		 1842#ifdef CONFIG_SND_HDA_PATCH_LOADER
1843 if (patch[dev] && *patch[dev]) {
4e76a883
TI		 1844 dev_info(card->dev, "Applying patch firmware '%s'\n",
1845 patch[dev]);
5cb543db
TI		 1846 err = request_firmware_nowait(THIS_MODULE, true, patch[dev],
1847 &pci->dev, GFP_KERNEL, card,
1848 azx_firmware_cb);
4918cdab
TI		 1849 if (err < 0)
1850 goto out_free;
aad730d0 1851 schedule_probe = false; /* continued in azx_firmware_cb() */
4918cdab
TI		 1852 }
1853#endif /* CONFIG_SND_HDA_PATCH_LOADER */
1854
aad730d0
TI		 1855#ifndef CONFIG_SND_HDA_I915
1856 if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL)
4e76a883 1857 dev_err(card->dev, "Haswell must build in CONFIG_SND_HDA_I915\n");
99a2008d 1858#endif
99a2008d 1859
aad730d0 1860 if (schedule_probe)
9a34af4a 1861 schedule_work(&hda->probe_work);
a82d51ed 1862
a82d51ed 1863 dev++;
88d071fc 1864 if (chip->disabled)
9a34af4a 1865 complete_all(&hda->probe_wait);
a82d51ed
TI		 1866 return 0;
1867
1868out_free:
1869 snd_card_free(card);
1870 return err;
1871}
1872
e62a42ae
DR		 1873/* number of codec slots for each chipset: 0 = default slots (i.e. 4) */
1874static unsigned int azx_max_codecs[AZX_NUM_DRIVERS] = {
1875 [AZX_DRIVER_NVIDIA] = 8,
1876 [AZX_DRIVER_TERA] = 1,
1877};
1878
48c8b0eb 1879static int azx_probe_continue(struct azx *chip)
a82d51ed 1880{
9a34af4a 1881 struct hda_intel *hda = container_of(chip, struct hda_intel, chip);
c67e2228 1882 struct pci_dev *pci = chip->pci;
a82d51ed
TI		 1883 int dev = chip->dev_index;
1884 int err;
1885
99a2008d
WX		 1886 /* Request power well for Haswell HDA controller and codec */
1887 if (chip->driver_caps & AZX_DCAPS_I915_POWERWELL) {
c841ad2a 1888#ifdef CONFIG_SND_HDA_I915
99a2008d
WX		 1889 err = hda_i915_init();
1890 if (err < 0) {
4e76a883
TI		 1891 dev_err(chip->card->dev,
1892 "Error request power-well from i915\n");
99a2008d
WX		 1893 goto out_free;
1894 }
74b0c2d7
TI		 1895 err = hda_display_power(true);
1896 if (err < 0) {
1897 dev_err(chip->card->dev,
1898 "Cannot turn on display power on i915\n");
1899 goto out_free;
1900 }
c841ad2a 1901#endif
99a2008d
WX		 1902 }
1903
5c90680e
TI		 1904 err = azx_first_init(chip);
1905 if (err < 0)
1906 goto out_free;
1907
2dca0bba
JK		 1908#ifdef CONFIG_SND_HDA_INPUT_BEEP
1909 chip->beep_mode = beep_mode[dev];
1910#endif
1911
1da177e4 1912 /* create codec instances */
e62a42ae
DR		 1913 err = azx_codec_create(chip, model[dev],
1914 azx_max_codecs[chip->driver_type],
1915 power_save_addr);
1916
41dda0fd
WF		 1917 if (err < 0)
1918 goto out_free;
4ea6fbc8 1919#ifdef CONFIG_SND_HDA_PATCH_LOADER
4918cdab
TI		 1920 if (chip->fw) {
1921 err = snd_hda_load_patch(chip->bus, chip->fw->size,
1922 chip->fw->data);
4ea6fbc8
TI		 1923 if (err < 0)
1924 goto out_free;
e39ae856 1925#ifndef CONFIG_PM
4918cdab
TI		 1926 release_firmware(chip->fw); /* no longer needed */
1927 chip->fw = NULL;
e39ae856 1928#endif
4ea6fbc8
TI		 1929 }
1930#endif
10e77dda 1931 if ((probe_only[dev] & 1) == 0) {
a1e21c90
TI		 1932 err = azx_codec_configure(chip);
1933 if (err < 0)
1934 goto out_free;
1935 }
1da177e4
LT		 1936
1937 /* create PCM streams */
176d5335 1938 err = snd_hda_build_pcms(chip->bus);
41dda0fd
WF		 1939 if (err < 0)
1940 goto out_free;
1da177e4
LT		 1941
1942 /* create mixer controls */
d01ce99f 1943 err = azx_mixer_create(chip);
41dda0fd
WF		 1944 if (err < 0)
1945 goto out_free;
1da177e4 1946
a82d51ed 1947 err = snd_card_register(chip->card);
41dda0fd
WF		 1948 if (err < 0)
1949 goto out_free;
1da177e4 1950
cb53c626
TI		 1951 chip->running = 1;
1952 power_down_all_codecs(chip);
0cbf0098 1953 azx_notifier_register(chip);
65fcd41d 1954 azx_add_card_list(chip);
9a34af4a 1955 if ((chip->driver_caps & AZX_DCAPS_PM_RUNTIME) || hda->use_vga_switcheroo)
c67e2228 1956 pm_runtime_put_noidle(&pci->dev);
1da177e4 1957
41dda0fd 1958out_free:
88d071fc 1959 if (err < 0)
9a34af4a
TI		 1960 hda->init_failed = 1;
1961 complete_all(&hda->probe_wait);
41dda0fd 1962 return err;
1da177e4
LT		 1963}
1964
e23e7a14 1965static void azx_remove(struct pci_dev *pci)
1da177e4 1966{
9121947d 1967 struct snd_card *card = pci_get_drvdata(pci);
b8dfc462 1968
9121947d
TI		 1969 if (card)
1970 snd_card_free(card);
1da177e4
LT		 1971}
1972
1973/* PCI IDs */
6f51f6cf 1974static const struct pci_device_id azx_ids[] = {
d2f2fcd2 1975 /* CPT */
9477c58e 1976 { PCI_DEVICE(0x8086, 0x1c20),
d7dab4db 1977 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH_NOPM },
cea310e8 1978 /* PBG */
9477c58e 1979 { PCI_DEVICE(0x8086, 0x1d20),
d7dab4db 1980 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH_NOPM },
d2edeb7c 1981 /* Panther Point */
9477c58e 1982 { PCI_DEVICE(0x8086, 0x1e20),
b1920c21 1983 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },
8bc039a1
SH		 1984 /* Lynx Point */
1985 { PCI_DEVICE(0x8086, 0x8c20),
2ea3c6a2 1986 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },
77f07800
TI		 1987 /* 9 Series */
1988 { PCI_DEVICE(0x8086, 0x8ca0),
1989 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },
884b088f
JR		 1990 /* Wellsburg */
1991 { PCI_DEVICE(0x8086, 0x8d20),
1992 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },
1993 { PCI_DEVICE(0x8086, 0x8d21),
1994 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },
144dad99
JR		 1995 /* Lynx Point-LP */
1996 { PCI_DEVICE(0x8086, 0x9c20),
2ea3c6a2 1997 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },
144dad99
JR		 1998 /* Lynx Point-LP */
1999 { PCI_DEVICE(0x8086, 0x9c21),
2ea3c6a2 2000 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },
4eeca499
JR		 2001 /* Wildcat Point-LP */
2002 { PCI_DEVICE(0x8086, 0x9ca0),
2003 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },
c8b00fd2
JR		 2004 /* Sunrise Point */
2005 { PCI_DEVICE(0x8086, 0xa170),
2006 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },
e926f2c8 2007 /* Haswell */
4a7c516b 2008 { PCI_DEVICE(0x8086, 0x0a0c),
fab1285a 2009 .driver_data = AZX_DRIVER_HDMI | AZX_DCAPS_INTEL_HASWELL },
e926f2c8 2010 { PCI_DEVICE(0x8086, 0x0c0c),
fab1285a 2011 .driver_data = AZX_DRIVER_HDMI | AZX_DCAPS_INTEL_HASWELL },
d279fae8 2012 { PCI_DEVICE(0x8086, 0x0d0c),
fab1285a 2013 .driver_data = AZX_DRIVER_HDMI | AZX_DCAPS_INTEL_HASWELL },
862d7618
ML		 2014 /* Broadwell */
2015 { PCI_DEVICE(0x8086, 0x160c),
54a0405d 2016 .driver_data = AZX_DRIVER_HDMI | AZX_DCAPS_INTEL_BROADWELL },
99df18b3
PLB		 2017 /* 5 Series/3400 */
2018 { PCI_DEVICE(0x8086, 0x3b56),
2c1350fd 2019 .driver_data = AZX_DRIVER_SCH | AZX_DCAPS_INTEL_PCH_NOPM },
f748abcc 2020 /* Poulsbo */
9477c58e 2021 { PCI_DEVICE(0x8086, 0x811b),
f748abcc
TI		 2022 .driver_data = AZX_DRIVER_SCH | AZX_DCAPS_INTEL_PCH_NOPM },
2023 /* Oaktrail */
09904b95 2024 { PCI_DEVICE(0x8086, 0x080a),
f748abcc 2025 .driver_data = AZX_DRIVER_SCH | AZX_DCAPS_INTEL_PCH_NOPM },
e44007e0
CCE		 2026 /* BayTrail */
2027 { PCI_DEVICE(0x8086, 0x0f04),
2028 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH_NOPM },
f31b2ffc
LY		 2029 /* Braswell */
2030 { PCI_DEVICE(0x8086, 0x2284),
2031 .driver_data = AZX_DRIVER_PCH | AZX_DCAPS_INTEL_PCH },
645e9035 2032 /* ICH */
8b0bd226 2033 { PCI_DEVICE(0x8086, 0x2668),
2ae66c26
PLB		 2034 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC |
2035 AZX_DCAPS_BUFSIZE }, /* ICH6 */
8b0bd226 2036 { PCI_DEVICE(0x8086, 0x27d8),
2ae66c26
PLB		 2037 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC |
2038 AZX_DCAPS_BUFSIZE }, /* ICH7 */
8b0bd226 2039 { PCI_DEVICE(0x8086, 0x269a),
2ae66c26
PLB		 2040 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC |
2041 AZX_DCAPS_BUFSIZE }, /* ESB2 */
8b0bd226 2042 { PCI_DEVICE(0x8086, 0x284b),
2ae66c26
PLB		 2043 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC |
2044 AZX_DCAPS_BUFSIZE }, /* ICH8 */
8b0bd226 2045 { PCI_DEVICE(0x8086, 0x293e),
2ae66c26
PLB		 2046 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC |
2047 AZX_DCAPS_BUFSIZE }, /* ICH9 */
8b0bd226 2048 { PCI_DEVICE(0x8086, 0x293f),
2ae66c26
PLB		 2049 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC |
2050 AZX_DCAPS_BUFSIZE }, /* ICH9 */
8b0bd226 2051 { PCI_DEVICE(0x8086, 0x3a3e),
2ae66c26
PLB		 2052 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC |
2053 AZX_DCAPS_BUFSIZE }, /* ICH10 */
8b0bd226 2054 { PCI_DEVICE(0x8086, 0x3a6e),
2ae66c26
PLB		 2055 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_OLD_SSYNC |
2056 AZX_DCAPS_BUFSIZE }, /* ICH10 */
b6864535
TI		 2057 /* Generic Intel */
2058 { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_ANY_ID),
2059 .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8,
2060 .class_mask = 0xffffff,
2ae66c26 2061 .driver_data = AZX_DRIVER_ICH | AZX_DCAPS_BUFSIZE },
9477c58e
TI		 2062 /* ATI SB 450/600/700/800/900 */
2063 { PCI_DEVICE(0x1002, 0x437b),
2064 .driver_data = AZX_DRIVER_ATI | AZX_DCAPS_PRESET_ATI_SB },
2065 { PCI_DEVICE(0x1002, 0x4383),
2066 .driver_data = AZX_DRIVER_ATI | AZX_DCAPS_PRESET_ATI_SB },
2067 /* AMD Hudson */
2068 { PCI_DEVICE(0x1022, 0x780d),
2069 .driver_data = AZX_DRIVER_GENERIC | AZX_DCAPS_PRESET_ATI_SB },
87218e9c 2070 /* ATI HDMI */
9477c58e
TI		 2071 { PCI_DEVICE(0x1002, 0x793b),
2072 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2073 { PCI_DEVICE(0x1002, 0x7919),
2074 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2075 { PCI_DEVICE(0x1002, 0x960f),
2076 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2077 { PCI_DEVICE(0x1002, 0x970f),
2078 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2079 { PCI_DEVICE(0x1002, 0xaa00),
2080 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2081 { PCI_DEVICE(0x1002, 0xaa08),
2082 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2083 { PCI_DEVICE(0x1002, 0xaa10),
2084 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2085 { PCI_DEVICE(0x1002, 0xaa18),
2086 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2087 { PCI_DEVICE(0x1002, 0xaa20),
2088 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2089 { PCI_DEVICE(0x1002, 0xaa28),
2090 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2091 { PCI_DEVICE(0x1002, 0xaa30),
2092 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2093 { PCI_DEVICE(0x1002, 0xaa38),
2094 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2095 { PCI_DEVICE(0x1002, 0xaa40),
2096 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2097 { PCI_DEVICE(0x1002, 0xaa48),
2098 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
bbaa0d66
CL		 2099 { PCI_DEVICE(0x1002, 0xaa50),
2100 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2101 { PCI_DEVICE(0x1002, 0xaa58),
2102 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2103 { PCI_DEVICE(0x1002, 0xaa60),
2104 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2105 { PCI_DEVICE(0x1002, 0xaa68),
2106 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2107 { PCI_DEVICE(0x1002, 0xaa80),
2108 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2109 { PCI_DEVICE(0x1002, 0xaa88),
2110 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2111 { PCI_DEVICE(0x1002, 0xaa90),
2112 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
2113 { PCI_DEVICE(0x1002, 0xaa98),
2114 .driver_data = AZX_DRIVER_ATIHDMI | AZX_DCAPS_PRESET_ATI_HDMI },
1815b34a
AX		 2115 { PCI_DEVICE(0x1002, 0x9902),
2116 .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI },
2117 { PCI_DEVICE(0x1002, 0xaaa0),
2118 .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI },
2119 { PCI_DEVICE(0x1002, 0xaaa8),
2120 .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI },
2121 { PCI_DEVICE(0x1002, 0xaab0),
2122 .driver_data = AZX_DRIVER_ATIHDMI_NS | AZX_DCAPS_PRESET_ATI_HDMI },
87218e9c 2123 /* VIA VT8251/VT8237A */
9477c58e
TI		 2124 { PCI_DEVICE(0x1106, 0x3288),
2125 .driver_data = AZX_DRIVER_VIA | AZX_DCAPS_POSFIX_VIA },
754fdff8
AL		 2126 /* VIA GFX VT7122/VX900 */
2127 { PCI_DEVICE(0x1106, 0x9170), .driver_data = AZX_DRIVER_GENERIC },
2128 /* VIA GFX VT6122/VX11 */
2129 { PCI_DEVICE(0x1106, 0x9140), .driver_data = AZX_DRIVER_GENERIC },
87218e9c
TI		 2130 /* SIS966 */
2131 { PCI_DEVICE(0x1039, 0x7502), .driver_data = AZX_DRIVER_SIS },
2132 /* ULI M5461 */
2133 { PCI_DEVICE(0x10b9, 0x5461), .driver_data = AZX_DRIVER_ULI },
2134 /* NVIDIA MCP */
0c2fd1bf
TI		 2135 { PCI_DEVICE(PCI_VENDOR_ID_NVIDIA, PCI_ANY_ID),
2136 .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8,
2137 .class_mask = 0xffffff,
9477c58e 2138 .driver_data = AZX_DRIVER_NVIDIA | AZX_DCAPS_PRESET_NVIDIA },
f269002e 2139 /* Teradici */
9477c58e
TI		 2140 { PCI_DEVICE(0x6549, 0x1200),
2141 .driver_data = AZX_DRIVER_TERA | AZX_DCAPS_NO_64BIT },
f0b3da98
LD		 2142 { PCI_DEVICE(0x6549, 0x2200),
2143 .driver_data = AZX_DRIVER_TERA | AZX_DCAPS_NO_64BIT },
4e01f54b 2144 /* Creative X-Fi (CA0110-IBG) */
f2a8ecaf
TI		 2145 /* CTHDA chips */
2146 { PCI_DEVICE(0x1102, 0x0010),
2147 .driver_data = AZX_DRIVER_CTHDA | AZX_DCAPS_PRESET_CTHDA },
2148 { PCI_DEVICE(0x1102, 0x0012),
2149 .driver_data = AZX_DRIVER_CTHDA | AZX_DCAPS_PRESET_CTHDA },
8eeaa2f9 2150#if !IS_ENABLED(CONFIG_SND_CTXFI)
313f6e2d
TI		 2151 /* the following entry conflicts with snd-ctxfi driver,
2152 * as ctxfi driver mutates from HD-audio to native mode with
2153 * a special command sequence.
2154 */
4e01f54b
TI		 2155 { PCI_DEVICE(PCI_VENDOR_ID_CREATIVE, PCI_ANY_ID),
2156 .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8,
2157 .class_mask = 0xffffff,
9477c58e 2158 .driver_data = AZX_DRIVER_CTX | AZX_DCAPS_CTX_WORKAROUND |
69f9ba9b 2159 AZX_DCAPS_RIRB_PRE_DELAY | AZX_DCAPS_POSFIX_LPIB },
313f6e2d
TI		 2160#else
2161 /* this entry seems still valid -- i.e. without emu20kx chip */
9477c58e
TI		 2162 { PCI_DEVICE(0x1102, 0x0009),
2163 .driver_data = AZX_DRIVER_CTX | AZX_DCAPS_CTX_WORKAROUND |
69f9ba9b 2164 AZX_DCAPS_RIRB_PRE_DELAY | AZX_DCAPS_POSFIX_LPIB },
313f6e2d 2165#endif
c563f473
TI		 2166 /* CM8888 */
2167 { PCI_DEVICE(0x13f6, 0x5011),
2168 .driver_data = AZX_DRIVER_CMEDIA |
2169 AZX_DCAPS_NO_MSI | AZX_DCAPS_POSFIX_LPIB },
e35d4b11
OS		 2170 /* Vortex86MX */
2171 { PCI_DEVICE(0x17f3, 0x3010), .driver_data = AZX_DRIVER_GENERIC },
0f0714c5
BB		 2172 /* VMware HDAudio */
2173 { PCI_DEVICE(0x15ad, 0x1977), .driver_data = AZX_DRIVER_GENERIC },
9176b672 2174 /* AMD/ATI Generic, PCI class code and Vendor ID for HD Audio */
c4da29ca
YL		 2175 { PCI_DEVICE(PCI_VENDOR_ID_ATI, PCI_ANY_ID),
2176 .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8,
2177 .class_mask = 0xffffff,
9477c58e 2178 .driver_data = AZX_DRIVER_GENERIC | AZX_DCAPS_PRESET_ATI_HDMI },
9176b672
AB		 2179 { PCI_DEVICE(PCI_VENDOR_ID_AMD, PCI_ANY_ID),
2180 .class = PCI_CLASS_MULTIMEDIA_HD_AUDIO << 8,
2181 .class_mask = 0xffffff,
9477c58e 2182 .driver_data = AZX_DRIVER_GENERIC | AZX_DCAPS_PRESET_ATI_HDMI },
1da177e4
LT		 2183 { 0, }
2184};
2185MODULE_DEVICE_TABLE(pci, azx_ids);
2186
2187/* pci_driver definition */
e9f66d9b 2188static struct pci_driver azx_driver = {
3733e424 2189 .name = KBUILD_MODNAME,
1da177e4
LT		 2190 .id_table = azx_ids,
2191 .probe = azx_probe,
e23e7a14 2192 .remove = azx_remove,
68cb2b55
TI		 2193 .driver = {
2194 .pm = AZX_PM_OPS,
2195 },
1da177e4
LT		 2196};
2197
e9f66d9b 2198module_pci_driver(azx_driver);
Ubuntu Artful kernel mirror