]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - sound/pci/hda/patch_sigmatel.c
Merge branch 'fix/hda' into topic/hda
[mirror_ubuntu-bionic-kernel.git] / sound / pci / hda / patch_sigmatel.c
CommitLineData
2f2f4251
M
1/*
2 * Universal Interface for Intel High Definition Audio Codec
3 *
4 * HD audio interface patch for SigmaTel STAC92xx
5 *
6 * Copyright (c) 2005 Embedded Alley Solutions, Inc.
403d1944 7 * Matt Porter <mporter@embeddedalley.com>
2f2f4251
M
8 *
9 * Based on patch_cmedia.c and patch_realtek.c
10 * Copyright (c) 2004 Takashi Iwai <tiwai@suse.de>
11 *
12 * This driver is free software; you can redistribute it and/or modify
13 * it under the terms of the GNU General Public License as published by
14 * the Free Software Foundation; either version 2 of the License, or
15 * (at your option) any later version.
16 *
17 * This driver is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
25 */
26
2f2f4251
M
27#include <linux/init.h>
28#include <linux/delay.h>
29#include <linux/slab.h>
30#include <linux/pci.h>
5bdaaada 31#include <linux/dmi.h>
2f2f4251 32#include <sound/core.h>
c7d4b2fa 33#include <sound/asoundef.h>
45a6ac16 34#include <sound/jack.h>
2f2f4251
M
35#include "hda_codec.h"
36#include "hda_local.h"
1cd2224c 37#include "hda_beep.h"
2f2f4251 38
c6e4c666
TI
39enum {
40 STAC_VREF_EVENT = 1,
41 STAC_INSERT_EVENT,
42 STAC_PWR_EVENT,
43 STAC_HP_EVENT,
fefd67f3 44 STAC_LO_EVENT,
3d21d3f7 45 STAC_MIC_EVENT,
c6e4c666 46};
4e55096e 47
f5fcc13c 48enum {
1607b8ea 49 STAC_AUTO,
f5fcc13c 50 STAC_REF,
bf277785 51 STAC_9200_OQO,
dfe495d0
TI
52 STAC_9200_DELL_D21,
53 STAC_9200_DELL_D22,
54 STAC_9200_DELL_D23,
55 STAC_9200_DELL_M21,
56 STAC_9200_DELL_M22,
57 STAC_9200_DELL_M23,
58 STAC_9200_DELL_M24,
59 STAC_9200_DELL_M25,
60 STAC_9200_DELL_M26,
61 STAC_9200_DELL_M27,
58eec423
MCC
62 STAC_9200_M4,
63 STAC_9200_M4_2,
117f257d 64 STAC_9200_PANASONIC,
f5fcc13c
TI
65 STAC_9200_MODELS
66};
67
68enum {
1607b8ea 69 STAC_9205_AUTO,
f5fcc13c 70 STAC_9205_REF,
dfe495d0 71 STAC_9205_DELL_M42,
ae0a8ed8
TD
72 STAC_9205_DELL_M43,
73 STAC_9205_DELL_M44,
d9a4268e 74 STAC_9205_EAPD,
f5fcc13c
TI
75 STAC_9205_MODELS
76};
77
e1f0d669 78enum {
1607b8ea 79 STAC_92HD73XX_AUTO,
9e43f0de 80 STAC_92HD73XX_NO_JD, /* no jack-detection */
e1f0d669 81 STAC_92HD73XX_REF,
ae709440 82 STAC_92HD73XX_INTEL,
661cd8fb
TI
83 STAC_DELL_M6_AMIC,
84 STAC_DELL_M6_DMIC,
85 STAC_DELL_M6_BOTH,
6b3ab21e 86 STAC_DELL_EQ,
842ae638 87 STAC_ALIENWARE_M17X,
e1f0d669
MR
88 STAC_92HD73XX_MODELS
89};
90
d0513fc6 91enum {
1607b8ea 92 STAC_92HD83XXX_AUTO,
d0513fc6 93 STAC_92HD83XXX_REF,
32ed3f46 94 STAC_92HD83XXX_PWR_REF,
8bb0ac55 95 STAC_DELL_S14,
b4e81876 96 STAC_92HD83XXX_HP,
d0513fc6
MR
97 STAC_92HD83XXX_MODELS
98};
99
e035b841 100enum {
1607b8ea 101 STAC_92HD71BXX_AUTO,
e035b841 102 STAC_92HD71BXX_REF,
a7662640
MR
103 STAC_DELL_M4_1,
104 STAC_DELL_M4_2,
3a7abfd2 105 STAC_DELL_M4_3,
6a14f585 106 STAC_HP_M4,
1b0652eb 107 STAC_HP_DV5,
ae6241fb 108 STAC_HP_HDX,
514bf54c 109 STAC_HP_DV4_1222NR,
e035b841
MR
110 STAC_92HD71BXX_MODELS
111};
112
8e21c34c 113enum {
1607b8ea 114 STAC_925x_AUTO,
8e21c34c 115 STAC_925x_REF,
9cb36c2a
MCC
116 STAC_M1,
117 STAC_M1_2,
118 STAC_M2,
8e21c34c 119 STAC_M2_2,
9cb36c2a
MCC
120 STAC_M3,
121 STAC_M5,
122 STAC_M6,
8e21c34c
TD
123 STAC_925x_MODELS
124};
125
f5fcc13c 126enum {
1607b8ea 127 STAC_922X_AUTO,
f5fcc13c
TI
128 STAC_D945_REF,
129 STAC_D945GTP3,
130 STAC_D945GTP5,
5d5d3bc3
IZ
131 STAC_INTEL_MAC_V1,
132 STAC_INTEL_MAC_V2,
133 STAC_INTEL_MAC_V3,
134 STAC_INTEL_MAC_V4,
135 STAC_INTEL_MAC_V5,
536319af
NB
136 STAC_INTEL_MAC_AUTO, /* This model is selected if no module parameter
137 * is given, one of the above models will be
138 * chosen according to the subsystem id. */
dfe495d0 139 /* for backward compatibility */
f5fcc13c 140 STAC_MACMINI,
3fc24d85 141 STAC_MACBOOK,
6f0778d8
NB
142 STAC_MACBOOK_PRO_V1,
143 STAC_MACBOOK_PRO_V2,
f16928fb 144 STAC_IMAC_INTEL,
0dae0f83 145 STAC_IMAC_INTEL_20,
8c650087 146 STAC_ECS_202,
dfe495d0
TI
147 STAC_922X_DELL_D81,
148 STAC_922X_DELL_D82,
149 STAC_922X_DELL_M81,
150 STAC_922X_DELL_M82,
f5fcc13c
TI
151 STAC_922X_MODELS
152};
153
154enum {
1607b8ea 155 STAC_927X_AUTO,
e28d8322 156 STAC_D965_REF_NO_JD, /* no jack-detection */
f5fcc13c
TI
157 STAC_D965_REF,
158 STAC_D965_3ST,
159 STAC_D965_5ST,
679d92ed 160 STAC_D965_5ST_NO_FP,
4ff076e5 161 STAC_DELL_3ST,
8e9068b1 162 STAC_DELL_BIOS,
54930531 163 STAC_927X_VOLKNOB,
f5fcc13c
TI
164 STAC_927X_MODELS
165};
403d1944 166
307282c8
TI
167enum {
168 STAC_9872_AUTO,
169 STAC_9872_VAIO,
170 STAC_9872_MODELS
171};
172
74aeaabc
MR
173struct sigmatel_event {
174 hda_nid_t nid;
c6e4c666
TI
175 unsigned char type;
176 unsigned char tag;
74aeaabc
MR
177 int data;
178};
179
180struct sigmatel_jack {
181 hda_nid_t nid;
182 int type;
183 struct snd_jack *jack;
184};
185
3d21d3f7
TI
186struct sigmatel_mic_route {
187 hda_nid_t pin;
02d33322
TI
188 signed char mux_idx;
189 signed char dmux_idx;
3d21d3f7
TI
190};
191
2f2f4251 192struct sigmatel_spec {
c8b6bf9b 193 struct snd_kcontrol_new *mixers[4];
c7d4b2fa
M
194 unsigned int num_mixers;
195
403d1944 196 int board_config;
c0cea0d0 197 unsigned int eapd_switch: 1;
c7d4b2fa 198 unsigned int surr_switch: 1;
3cc08dc6 199 unsigned int alt_switch: 1;
82bc955f 200 unsigned int hp_detect: 1;
00ef50c2 201 unsigned int spdif_mute: 1;
7c7767eb 202 unsigned int check_volume_offset:1;
3d21d3f7 203 unsigned int auto_mic:1;
c7d4b2fa 204
4fe5195c 205 /* gpio lines */
0fc9dec4 206 unsigned int eapd_mask;
4fe5195c
MR
207 unsigned int gpio_mask;
208 unsigned int gpio_dir;
209 unsigned int gpio_data;
210 unsigned int gpio_mute;
86d190e7 211 unsigned int gpio_led;
c357aab0 212 unsigned int gpio_led_polarity;
4fe5195c 213
8daaaa97
MR
214 /* stream */
215 unsigned int stream_delay;
216
4fe5195c 217 /* analog loopback */
d78d7a90 218 struct snd_kcontrol_new *aloopback_ctl;
e1f0d669
MR
219 unsigned char aloopback_mask;
220 unsigned char aloopback_shift;
8259980e 221
a64135a2
MR
222 /* power management */
223 unsigned int num_pwrs;
d0513fc6 224 unsigned int *pwr_mapping;
a64135a2 225 hda_nid_t *pwr_nids;
b76c850f 226 hda_nid_t *dac_list;
a64135a2 227
74aeaabc
MR
228 /* jack detection */
229 struct snd_array jacks;
230
231 /* events */
232 struct snd_array events;
233
2f2f4251 234 /* playback */
b22b4821
MR
235 struct hda_input_mux *mono_mux;
236 unsigned int cur_mmux;
2f2f4251 237 struct hda_multi_out multiout;
3cc08dc6 238 hda_nid_t dac_nids[5];
c21ca4a8
TI
239 hda_nid_t hp_dacs[5];
240 hda_nid_t speaker_dacs[5];
2f2f4251 241
7c7767eb
TI
242 int volume_offset;
243
2f2f4251
M
244 /* capture */
245 hda_nid_t *adc_nids;
2f2f4251 246 unsigned int num_adcs;
dabbed6f
M
247 hda_nid_t *mux_nids;
248 unsigned int num_muxes;
8b65727b
MP
249 hda_nid_t *dmic_nids;
250 unsigned int num_dmics;
e1f0d669 251 hda_nid_t *dmux_nids;
1697055e 252 unsigned int num_dmuxes;
d9737751
MR
253 hda_nid_t *smux_nids;
254 unsigned int num_smuxes;
5207e10e 255 unsigned int num_analog_muxes;
6479c631
TI
256
257 unsigned long *capvols; /* amp-volume attr: HDA_COMPOSE_AMP_VAL() */
258 unsigned long *capsws; /* amp-mute attr: HDA_COMPOSE_AMP_VAL() */
259 unsigned int num_caps; /* number of capture volume/switch elements */
260
3d21d3f7
TI
261 struct sigmatel_mic_route ext_mic;
262 struct sigmatel_mic_route int_mic;
263
65973632 264 const char **spdif_labels;
d9737751 265
dabbed6f 266 hda_nid_t dig_in_nid;
b22b4821 267 hda_nid_t mono_nid;
1cd2224c
MR
268 hda_nid_t anabeep_nid;
269 hda_nid_t digbeep_nid;
2f2f4251 270
2f2f4251
M
271 /* pin widgets */
272 hda_nid_t *pin_nids;
273 unsigned int num_pins;
2f2f4251
M
274
275 /* codec specific stuff */
276 struct hda_verb *init;
c8b6bf9b 277 struct snd_kcontrol_new *mixer;
2f2f4251
M
278
279 /* capture source */
8b65727b 280 struct hda_input_mux *dinput_mux;
e1f0d669 281 unsigned int cur_dmux[2];
c7d4b2fa 282 struct hda_input_mux *input_mux;
3cc08dc6 283 unsigned int cur_mux[3];
d9737751
MR
284 struct hda_input_mux *sinput_mux;
285 unsigned int cur_smux[2];
2a9c7816
MR
286 unsigned int cur_amux;
287 hda_nid_t *amp_nids;
8daaaa97 288 unsigned int powerdown_adcs;
2f2f4251 289
403d1944
MP
290 /* i/o switches */
291 unsigned int io_switch[2];
0fb87bb4 292 unsigned int clfe_swap;
c21ca4a8
TI
293 hda_nid_t line_switch; /* shared line-in for input and output */
294 hda_nid_t mic_switch; /* shared mic-in for input and output */
295 hda_nid_t hp_switch; /* NID of HP as line-out */
5f10c4a9 296 unsigned int aloopback;
2f2f4251 297
c7d4b2fa
M
298 struct hda_pcm pcm_rec[2]; /* PCM information */
299
300 /* dynamic controls and input_mux */
301 struct auto_pin_cfg autocfg;
603c4019 302 struct snd_array kctls;
8b65727b 303 struct hda_input_mux private_dimux;
c7d4b2fa 304 struct hda_input_mux private_imux;
d9737751 305 struct hda_input_mux private_smux;
b22b4821 306 struct hda_input_mux private_mono_mux;
2f2f4251
M
307};
308
309static hda_nid_t stac9200_adc_nids[1] = {
310 0x03,
311};
312
313static hda_nid_t stac9200_mux_nids[1] = {
314 0x0c,
315};
316
317static hda_nid_t stac9200_dac_nids[1] = {
318 0x02,
319};
320
a64135a2
MR
321static hda_nid_t stac92hd73xx_pwr_nids[8] = {
322 0x0a, 0x0b, 0x0c, 0xd, 0x0e,
323 0x0f, 0x10, 0x11
324};
325
0ffa9807
MR
326static hda_nid_t stac92hd73xx_slave_dig_outs[2] = {
327 0x26, 0,
328};
329
e1f0d669
MR
330static hda_nid_t stac92hd73xx_adc_nids[2] = {
331 0x1a, 0x1b
332};
333
334#define STAC92HD73XX_NUM_DMICS 2
335static hda_nid_t stac92hd73xx_dmic_nids[STAC92HD73XX_NUM_DMICS + 1] = {
336 0x13, 0x14, 0
337};
338
339#define STAC92HD73_DAC_COUNT 5
e1f0d669 340
e2aec171
TI
341static hda_nid_t stac92hd73xx_mux_nids[2] = {
342 0x20, 0x21,
e1f0d669
MR
343};
344
345static hda_nid_t stac92hd73xx_dmux_nids[2] = {
346 0x20, 0x21,
347};
348
d9737751
MR
349static hda_nid_t stac92hd73xx_smux_nids[2] = {
350 0x22, 0x23,
351};
352
6479c631
TI
353#define STAC92HD73XX_NUM_CAPS 2
354static unsigned long stac92hd73xx_capvols[] = {
355 HDA_COMPOSE_AMP_VAL(0x20, 3, 0, HDA_OUTPUT),
356 HDA_COMPOSE_AMP_VAL(0x21, 3, 0, HDA_OUTPUT),
357};
358#define stac92hd73xx_capsws stac92hd73xx_capvols
359
d0513fc6 360#define STAC92HD83_DAC_COUNT 3
d0513fc6 361
667067d8 362static hda_nid_t stac92hd83xxx_mux_nids[2] = {
d0513fc6
MR
363 0x17, 0x18,
364};
365
366static hda_nid_t stac92hd83xxx_adc_nids[2] = {
367 0x15, 0x16,
368};
369
370static hda_nid_t stac92hd83xxx_pwr_nids[4] = {
371 0xa, 0xb, 0xd, 0xe,
372};
373
0ffa9807
MR
374static hda_nid_t stac92hd83xxx_slave_dig_outs[2] = {
375 0x1e, 0,
376};
377
d0513fc6 378static unsigned int stac92hd83xxx_pwr_mapping[4] = {
87e88a74 379 0x03, 0x0c, 0x20, 0x40,
d0513fc6
MR
380};
381
6479c631
TI
382#define STAC92HD83XXX_NUM_CAPS 2
383static unsigned long stac92hd83xxx_capvols[] = {
384 HDA_COMPOSE_AMP_VAL(0x17, 3, 0, HDA_OUTPUT),
385 HDA_COMPOSE_AMP_VAL(0x18, 3, 0, HDA_OUTPUT),
386};
387#define stac92hd83xxx_capsws stac92hd83xxx_capvols
388
a64135a2
MR
389static hda_nid_t stac92hd71bxx_pwr_nids[3] = {
390 0x0a, 0x0d, 0x0f
391};
392
e035b841
MR
393static hda_nid_t stac92hd71bxx_adc_nids[2] = {
394 0x12, 0x13,
395};
396
397static hda_nid_t stac92hd71bxx_mux_nids[2] = {
398 0x1a, 0x1b
399};
400
4b33c767
MR
401static hda_nid_t stac92hd71bxx_dmux_nids[2] = {
402 0x1c, 0x1d,
e1f0d669
MR
403};
404
d9737751
MR
405static hda_nid_t stac92hd71bxx_smux_nids[2] = {
406 0x24, 0x25,
407};
408
e035b841
MR
409#define STAC92HD71BXX_NUM_DMICS 2
410static hda_nid_t stac92hd71bxx_dmic_nids[STAC92HD71BXX_NUM_DMICS + 1] = {
411 0x18, 0x19, 0
412};
413
0ffa9807
MR
414static hda_nid_t stac92hd71bxx_slave_dig_outs[2] = {
415 0x22, 0
416};
417
6479c631
TI
418#define STAC92HD71BXX_NUM_CAPS 2
419static unsigned long stac92hd71bxx_capvols[] = {
420 HDA_COMPOSE_AMP_VAL(0x1c, 3, 0, HDA_OUTPUT),
421 HDA_COMPOSE_AMP_VAL(0x1d, 3, 0, HDA_OUTPUT),
422};
423#define stac92hd71bxx_capsws stac92hd71bxx_capvols
424
8e21c34c
TD
425static hda_nid_t stac925x_adc_nids[1] = {
426 0x03,
427};
428
429static hda_nid_t stac925x_mux_nids[1] = {
430 0x0f,
431};
432
433static hda_nid_t stac925x_dac_nids[1] = {
434 0x02,
435};
436
f6e9852a
TI
437#define STAC925X_NUM_DMICS 1
438static hda_nid_t stac925x_dmic_nids[STAC925X_NUM_DMICS + 1] = {
439 0x15, 0
2c11f955
TD
440};
441
1697055e
TI
442static hda_nid_t stac925x_dmux_nids[1] = {
443 0x14,
444};
445
6479c631
TI
446static unsigned long stac925x_capvols[] = {
447 HDA_COMPOSE_AMP_VAL(0x09, 3, 0, HDA_OUTPUT),
448};
449static unsigned long stac925x_capsws[] = {
450 HDA_COMPOSE_AMP_VAL(0x14, 3, 0, HDA_OUTPUT),
451};
452
2f2f4251
M
453static hda_nid_t stac922x_adc_nids[2] = {
454 0x06, 0x07,
455};
456
457static hda_nid_t stac922x_mux_nids[2] = {
458 0x12, 0x13,
459};
460
6479c631
TI
461#define STAC922X_NUM_CAPS 2
462static unsigned long stac922x_capvols[] = {
463 HDA_COMPOSE_AMP_VAL(0x17, 3, 0, HDA_INPUT),
464 HDA_COMPOSE_AMP_VAL(0x18, 3, 0, HDA_INPUT),
465};
466#define stac922x_capsws stac922x_capvols
467
45c1d85b
MR
468static hda_nid_t stac927x_slave_dig_outs[2] = {
469 0x1f, 0,
470};
471
3cc08dc6
MP
472static hda_nid_t stac927x_adc_nids[3] = {
473 0x07, 0x08, 0x09
474};
475
476static hda_nid_t stac927x_mux_nids[3] = {
477 0x15, 0x16, 0x17
478};
479
d9737751
MR
480static hda_nid_t stac927x_smux_nids[1] = {
481 0x21,
482};
483
b76c850f
MR
484static hda_nid_t stac927x_dac_nids[6] = {
485 0x02, 0x03, 0x04, 0x05, 0x06, 0
486};
487
e1f0d669
MR
488static hda_nid_t stac927x_dmux_nids[1] = {
489 0x1b,
490};
491
7f16859a
MR
492#define STAC927X_NUM_DMICS 2
493static hda_nid_t stac927x_dmic_nids[STAC927X_NUM_DMICS + 1] = {
494 0x13, 0x14, 0
495};
496
6479c631
TI
497#define STAC927X_NUM_CAPS 3
498static unsigned long stac927x_capvols[] = {
499 HDA_COMPOSE_AMP_VAL(0x18, 3, 0, HDA_INPUT),
500 HDA_COMPOSE_AMP_VAL(0x19, 3, 0, HDA_INPUT),
501 HDA_COMPOSE_AMP_VAL(0x1a, 3, 0, HDA_INPUT),
502};
503static unsigned long stac927x_capsws[] = {
504 HDA_COMPOSE_AMP_VAL(0x1b, 3, 0, HDA_OUTPUT),
505 HDA_COMPOSE_AMP_VAL(0x1c, 3, 0, HDA_OUTPUT),
506 HDA_COMPOSE_AMP_VAL(0x1d, 3, 0, HDA_OUTPUT),
507};
508
65973632
MR
509static const char *stac927x_spdif_labels[5] = {
510 "Digital Playback", "ADAT", "Analog Mux 1",
511 "Analog Mux 2", "Analog Mux 3"
512};
513
f3302a59
MP
514static hda_nid_t stac9205_adc_nids[2] = {
515 0x12, 0x13
516};
517
518static hda_nid_t stac9205_mux_nids[2] = {
519 0x19, 0x1a
520};
521
e1f0d669 522static hda_nid_t stac9205_dmux_nids[1] = {
1697055e 523 0x1d,
e1f0d669
MR
524};
525
d9737751
MR
526static hda_nid_t stac9205_smux_nids[1] = {
527 0x21,
528};
529
f6e9852a
TI
530#define STAC9205_NUM_DMICS 2
531static hda_nid_t stac9205_dmic_nids[STAC9205_NUM_DMICS + 1] = {
532 0x17, 0x18, 0
8b65727b
MP
533};
534
6479c631
TI
535#define STAC9205_NUM_CAPS 2
536static unsigned long stac9205_capvols[] = {
537 HDA_COMPOSE_AMP_VAL(0x1b, 3, 0, HDA_INPUT),
538 HDA_COMPOSE_AMP_VAL(0x1c, 3, 0, HDA_INPUT),
539};
540static unsigned long stac9205_capsws[] = {
541 HDA_COMPOSE_AMP_VAL(0x1d, 3, 0, HDA_OUTPUT),
542 HDA_COMPOSE_AMP_VAL(0x1e, 3, 0, HDA_OUTPUT),
543};
544
c7d4b2fa 545static hda_nid_t stac9200_pin_nids[8] = {
93ed1503
TD
546 0x08, 0x09, 0x0d, 0x0e,
547 0x0f, 0x10, 0x11, 0x12,
2f2f4251
M
548};
549
8e21c34c
TD
550static hda_nid_t stac925x_pin_nids[8] = {
551 0x07, 0x08, 0x0a, 0x0b,
552 0x0c, 0x0d, 0x10, 0x11,
553};
554
2f2f4251
M
555static hda_nid_t stac922x_pin_nids[10] = {
556 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
557 0x0f, 0x10, 0x11, 0x15, 0x1b,
558};
559
a7662640 560static hda_nid_t stac92hd73xx_pin_nids[13] = {
e1f0d669
MR
561 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
562 0x0f, 0x10, 0x11, 0x12, 0x13,
d9737751 563 0x14, 0x22, 0x23
e1f0d669
MR
564};
565
8bb0ac55 566static hda_nid_t stac92hd83xxx_pin_nids[10] = {
d0513fc6 567 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
8bb0ac55 568 0x0f, 0x10, 0x11, 0x1f, 0x20,
d0513fc6 569};
616f89e7 570
36706005
CC
571static hda_nid_t stac92hd88xxx_pin_nids[10] = {
572 0x0a, 0x0b, 0x0c, 0x0d,
573 0x0f, 0x11, 0x1f, 0x20,
574};
575
616f89e7
HRK
576#define STAC92HD71BXX_NUM_PINS 13
577static hda_nid_t stac92hd71bxx_pin_nids_4port[STAC92HD71BXX_NUM_PINS] = {
578 0x0a, 0x0b, 0x0c, 0x0d, 0x00,
579 0x00, 0x14, 0x18, 0x19, 0x1e,
580 0x1f, 0x20, 0x27
581};
582static hda_nid_t stac92hd71bxx_pin_nids_6port[STAC92HD71BXX_NUM_PINS] = {
e035b841
MR
583 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
584 0x0f, 0x14, 0x18, 0x19, 0x1e,
616f89e7 585 0x1f, 0x20, 0x27
e035b841
MR
586};
587
3cc08dc6
MP
588static hda_nid_t stac927x_pin_nids[14] = {
589 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
590 0x0f, 0x10, 0x11, 0x12, 0x13,
591 0x14, 0x21, 0x22, 0x23,
592};
593
f3302a59
MP
594static hda_nid_t stac9205_pin_nids[12] = {
595 0x0a, 0x0b, 0x0c, 0x0d, 0x0e,
596 0x0f, 0x14, 0x16, 0x17, 0x18,
597 0x21, 0x22,
f3302a59
MP
598};
599
8b65727b
MP
600static int stac92xx_dmux_enum_info(struct snd_kcontrol *kcontrol,
601 struct snd_ctl_elem_info *uinfo)
602{
603 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
604 struct sigmatel_spec *spec = codec->spec;
605 return snd_hda_input_mux_info(spec->dinput_mux, uinfo);
606}
607
608static int stac92xx_dmux_enum_get(struct snd_kcontrol *kcontrol,
609 struct snd_ctl_elem_value *ucontrol)
610{
611 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
612 struct sigmatel_spec *spec = codec->spec;
e1f0d669 613 unsigned int dmux_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
8b65727b 614
e1f0d669 615 ucontrol->value.enumerated.item[0] = spec->cur_dmux[dmux_idx];
8b65727b
MP
616 return 0;
617}
618
619static int stac92xx_dmux_enum_put(struct snd_kcontrol *kcontrol,
620 struct snd_ctl_elem_value *ucontrol)
621{
622 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
623 struct sigmatel_spec *spec = codec->spec;
e1f0d669 624 unsigned int dmux_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
8b65727b
MP
625
626 return snd_hda_input_mux_put(codec, spec->dinput_mux, ucontrol,
e1f0d669 627 spec->dmux_nids[dmux_idx], &spec->cur_dmux[dmux_idx]);
8b65727b
MP
628}
629
d9737751
MR
630static int stac92xx_smux_enum_info(struct snd_kcontrol *kcontrol,
631 struct snd_ctl_elem_info *uinfo)
632{
633 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
634 struct sigmatel_spec *spec = codec->spec;
635 return snd_hda_input_mux_info(spec->sinput_mux, uinfo);
636}
637
638static int stac92xx_smux_enum_get(struct snd_kcontrol *kcontrol,
639 struct snd_ctl_elem_value *ucontrol)
640{
641 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
642 struct sigmatel_spec *spec = codec->spec;
643 unsigned int smux_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
644
645 ucontrol->value.enumerated.item[0] = spec->cur_smux[smux_idx];
646 return 0;
647}
648
649static int stac92xx_smux_enum_put(struct snd_kcontrol *kcontrol,
650 struct snd_ctl_elem_value *ucontrol)
651{
652 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
653 struct sigmatel_spec *spec = codec->spec;
00ef50c2 654 struct hda_input_mux *smux = &spec->private_smux;
d9737751 655 unsigned int smux_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
00ef50c2
MR
656 int err, val;
657 hda_nid_t nid;
d9737751 658
00ef50c2 659 err = snd_hda_input_mux_put(codec, spec->sinput_mux, ucontrol,
d9737751 660 spec->smux_nids[smux_idx], &spec->cur_smux[smux_idx]);
00ef50c2
MR
661 if (err < 0)
662 return err;
663
664 if (spec->spdif_mute) {
665 if (smux_idx == 0)
666 nid = spec->multiout.dig_out_nid;
667 else
668 nid = codec->slave_dig_outs[smux_idx - 1];
669 if (spec->cur_smux[smux_idx] == smux->num_items - 1)
c9b46f91 670 val = HDA_AMP_MUTE;
00ef50c2 671 else
c9b46f91 672 val = 0;
00ef50c2 673 /* un/mute SPDIF out */
c9b46f91
TI
674 snd_hda_codec_amp_stereo(codec, nid, HDA_OUTPUT, 0,
675 HDA_AMP_MUTE, val);
00ef50c2
MR
676 }
677 return 0;
d9737751
MR
678}
679
2fc99890
NL
680static unsigned int stac92xx_vref_set(struct hda_codec *codec,
681 hda_nid_t nid, unsigned int new_vref)
682{
b8621516 683 int error;
2fc99890
NL
684 unsigned int pincfg;
685 pincfg = snd_hda_codec_read(codec, nid, 0,
686 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
687
688 pincfg &= 0xff;
689 pincfg &= ~(AC_PINCTL_VREFEN | AC_PINCTL_IN_EN | AC_PINCTL_OUT_EN);
690 pincfg |= new_vref;
691
692 if (new_vref == AC_PINCTL_VREF_HIZ)
693 pincfg |= AC_PINCTL_OUT_EN;
694 else
695 pincfg |= AC_PINCTL_IN_EN;
696
697 error = snd_hda_codec_write_cache(codec, nid, 0,
698 AC_VERB_SET_PIN_WIDGET_CONTROL, pincfg);
699 if (error < 0)
700 return error;
701 else
702 return 1;
703}
704
705static unsigned int stac92xx_vref_get(struct hda_codec *codec, hda_nid_t nid)
706{
707 unsigned int vref;
708 vref = snd_hda_codec_read(codec, nid, 0,
709 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
710 vref &= AC_PINCTL_VREFEN;
711 return vref;
712}
713
c8b6bf9b 714static int stac92xx_mux_enum_info(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_info *uinfo)
2f2f4251
M
715{
716 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
717 struct sigmatel_spec *spec = codec->spec;
c7d4b2fa 718 return snd_hda_input_mux_info(spec->input_mux, uinfo);
2f2f4251
M
719}
720
c8b6bf9b 721static int stac92xx_mux_enum_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2f2f4251
M
722{
723 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
724 struct sigmatel_spec *spec = codec->spec;
725 unsigned int adc_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
726
727 ucontrol->value.enumerated.item[0] = spec->cur_mux[adc_idx];
728 return 0;
729}
730
c8b6bf9b 731static int stac92xx_mux_enum_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2f2f4251
M
732{
733 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
734 struct sigmatel_spec *spec = codec->spec;
735 unsigned int adc_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
5207e10e
TI
736 const struct hda_input_mux *imux = spec->input_mux;
737 unsigned int idx, prev_idx;
738
739 idx = ucontrol->value.enumerated.item[0];
740 if (idx >= imux->num_items)
741 idx = imux->num_items - 1;
742 prev_idx = spec->cur_mux[adc_idx];
743 if (prev_idx == idx)
744 return 0;
745 if (idx < spec->num_analog_muxes) {
746 snd_hda_codec_write_cache(codec, spec->mux_nids[adc_idx], 0,
747 AC_VERB_SET_CONNECT_SEL,
748 imux->items[idx].index);
749 if (prev_idx >= spec->num_analog_muxes) {
750 imux = spec->dinput_mux;
751 /* 0 = analog */
752 snd_hda_codec_write_cache(codec,
753 spec->dmux_nids[adc_idx], 0,
754 AC_VERB_SET_CONNECT_SEL,
755 imux->items[0].index);
756 }
757 } else {
758 imux = spec->dinput_mux;
759 snd_hda_codec_write_cache(codec, spec->dmux_nids[adc_idx], 0,
760 AC_VERB_SET_CONNECT_SEL,
761 imux->items[idx - 1].index);
762 }
763 spec->cur_mux[adc_idx] = idx;
764 return 1;
2f2f4251
M
765}
766
b22b4821
MR
767static int stac92xx_mono_mux_enum_info(struct snd_kcontrol *kcontrol,
768 struct snd_ctl_elem_info *uinfo)
769{
770 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
771 struct sigmatel_spec *spec = codec->spec;
772 return snd_hda_input_mux_info(spec->mono_mux, uinfo);
773}
774
775static int stac92xx_mono_mux_enum_get(struct snd_kcontrol *kcontrol,
776 struct snd_ctl_elem_value *ucontrol)
777{
778 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
779 struct sigmatel_spec *spec = codec->spec;
780
781 ucontrol->value.enumerated.item[0] = spec->cur_mmux;
782 return 0;
783}
784
785static int stac92xx_mono_mux_enum_put(struct snd_kcontrol *kcontrol,
786 struct snd_ctl_elem_value *ucontrol)
787{
788 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
789 struct sigmatel_spec *spec = codec->spec;
790
791 return snd_hda_input_mux_put(codec, spec->mono_mux, ucontrol,
792 spec->mono_nid, &spec->cur_mmux);
793}
794
5f10c4a9
ML
795#define stac92xx_aloopback_info snd_ctl_boolean_mono_info
796
797static int stac92xx_aloopback_get(struct snd_kcontrol *kcontrol,
798 struct snd_ctl_elem_value *ucontrol)
799{
800 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
e1f0d669 801 unsigned int idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
5f10c4a9
ML
802 struct sigmatel_spec *spec = codec->spec;
803
e1f0d669
MR
804 ucontrol->value.integer.value[0] = !!(spec->aloopback &
805 (spec->aloopback_mask << idx));
5f10c4a9
ML
806 return 0;
807}
808
809static int stac92xx_aloopback_put(struct snd_kcontrol *kcontrol,
810 struct snd_ctl_elem_value *ucontrol)
811{
812 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
813 struct sigmatel_spec *spec = codec->spec;
e1f0d669 814 unsigned int idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
5f10c4a9 815 unsigned int dac_mode;
e1f0d669 816 unsigned int val, idx_val;
5f10c4a9 817
e1f0d669
MR
818 idx_val = spec->aloopback_mask << idx;
819 if (ucontrol->value.integer.value[0])
820 val = spec->aloopback | idx_val;
821 else
822 val = spec->aloopback & ~idx_val;
68ea7b2f 823 if (spec->aloopback == val)
5f10c4a9
ML
824 return 0;
825
68ea7b2f 826 spec->aloopback = val;
5f10c4a9 827
e1f0d669
MR
828 /* Only return the bits defined by the shift value of the
829 * first two bytes of the mask
830 */
5f10c4a9 831 dac_mode = snd_hda_codec_read(codec, codec->afg, 0,
e1f0d669
MR
832 kcontrol->private_value & 0xFFFF, 0x0);
833 dac_mode >>= spec->aloopback_shift;
5f10c4a9 834
e1f0d669 835 if (spec->aloopback & idx_val) {
5f10c4a9 836 snd_hda_power_up(codec);
e1f0d669 837 dac_mode |= idx_val;
5f10c4a9
ML
838 } else {
839 snd_hda_power_down(codec);
e1f0d669 840 dac_mode &= ~idx_val;
5f10c4a9
ML
841 }
842
843 snd_hda_codec_write_cache(codec, codec->afg, 0,
844 kcontrol->private_value >> 16, dac_mode);
845
846 return 1;
847}
848
c7d4b2fa 849static struct hda_verb stac9200_core_init[] = {
2f2f4251 850 /* set dac0mux for dac converter */
c7d4b2fa 851 { 0x07, AC_VERB_SET_CONNECT_SEL, 0x00},
2f2f4251
M
852 {}
853};
854
1194b5b7
TI
855static struct hda_verb stac9200_eapd_init[] = {
856 /* set dac0mux for dac converter */
857 {0x07, AC_VERB_SET_CONNECT_SEL, 0x00},
858 {0x08, AC_VERB_SET_EAPD_BTLENABLE, 0x02},
859 {}
860};
861
d654a660
MR
862static struct hda_verb dell_eq_core_init[] = {
863 /* set master volume to max value without distortion
864 * and direct control */
865 { 0x1f, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xec},
e1f0d669
MR
866 {}
867};
868
e2aec171 869static struct hda_verb stac92hd73xx_core_init[] = {
e1f0d669
MR
870 /* set master volume and direct control */
871 { 0x1f, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
e1f0d669
MR
872 {}
873};
874
d0513fc6 875static struct hda_verb stac92hd83xxx_core_init[] = {
d0513fc6
MR
876 /* power state controls amps */
877 { 0x01, AC_VERB_SET_EAPD, 1 << 2},
574f3c4f 878 {}
d0513fc6
MR
879};
880
e035b841 881static struct hda_verb stac92hd71bxx_core_init[] = {
541eee87
MR
882 /* set master volume and direct control */
883 { 0x28, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
574f3c4f 884 {}
541eee87
MR
885};
886
ca8d33fc
MR
887static struct hda_verb stac92hd71bxx_unmute_core_init[] = {
888 /* unmute right and left channels for nodes 0x0f, 0xa, 0x0d */
889 { 0x0f, AC_VERB_SET_AMP_GAIN_MUTE, AMP_IN_UNMUTE(0)},
e035b841
MR
890 { 0x0a, AC_VERB_SET_AMP_GAIN_MUTE, AMP_IN_UNMUTE(0)},
891 { 0x0d, AC_VERB_SET_AMP_GAIN_MUTE, AMP_IN_UNMUTE(0)},
e035b841
MR
892 {}
893};
894
8e21c34c
TD
895static struct hda_verb stac925x_core_init[] = {
896 /* set dac0mux for dac converter */
897 { 0x06, AC_VERB_SET_CONNECT_SEL, 0x00},
c9280d68
TI
898 /* mute the master volume */
899 { 0x0e, AC_VERB_SET_AMP_GAIN_MUTE, AMP_OUT_MUTE },
8e21c34c
TD
900 {}
901};
902
c7d4b2fa 903static struct hda_verb stac922x_core_init[] = {
2f2f4251 904 /* set master volume and direct control */
c7d4b2fa 905 { 0x16, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
2f2f4251
M
906 {}
907};
908
93ed1503 909static struct hda_verb d965_core_init[] = {
19039bd0 910 /* set master volume and direct control */
93ed1503 911 { 0x24, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
19039bd0
TI
912 /* unmute node 0x1b */
913 { 0x1b, AC_VERB_SET_AMP_GAIN_MUTE, 0xb000},
914 /* select node 0x03 as DAC */
915 { 0x0b, AC_VERB_SET_CONNECT_SEL, 0x01},
916 {}
917};
918
ccca7cdc
TI
919static struct hda_verb dell_3st_core_init[] = {
920 /* don't set delta bit */
921 {0x24, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0x7f},
922 /* unmute node 0x1b */
923 {0x1b, AC_VERB_SET_AMP_GAIN_MUTE, 0xb000},
924 /* select node 0x03 as DAC */
925 {0x0b, AC_VERB_SET_CONNECT_SEL, 0x01},
926 {}
927};
928
3cc08dc6
MP
929static struct hda_verb stac927x_core_init[] = {
930 /* set master volume and direct control */
931 { 0x24, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
1cd2224c
MR
932 /* enable analog pc beep path */
933 { 0x01, AC_VERB_SET_DIGI_CONVERT_2, 1 << 5},
3cc08dc6
MP
934 {}
935};
936
54930531
TI
937static struct hda_verb stac927x_volknob_core_init[] = {
938 /* don't set delta bit */
939 {0x24, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0x7f},
940 /* enable analog pc beep path */
941 {0x01, AC_VERB_SET_DIGI_CONVERT_2, 1 << 5},
942 {}
943};
944
f3302a59
MP
945static struct hda_verb stac9205_core_init[] = {
946 /* set master volume and direct control */
947 { 0x24, AC_VERB_SET_VOLUME_KNOB_CONTROL, 0xff},
d0513fc6
MR
948 /* enable analog pc beep path */
949 { 0x01, AC_VERB_SET_DIGI_CONVERT_2, 1 << 5},
f3302a59
MP
950 {}
951};
952
b22b4821
MR
953#define STAC_MONO_MUX \
954 { \
955 .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
956 .name = "Mono Mux", \
957 .count = 1, \
958 .info = stac92xx_mono_mux_enum_info, \
959 .get = stac92xx_mono_mux_enum_get, \
960 .put = stac92xx_mono_mux_enum_put, \
961 }
962
e1f0d669 963#define STAC_ANALOG_LOOPBACK(verb_read, verb_write, cnt) \
5f10c4a9
ML
964 { \
965 .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
966 .name = "Analog Loopback", \
e1f0d669 967 .count = cnt, \
5f10c4a9
ML
968 .info = stac92xx_aloopback_info, \
969 .get = stac92xx_aloopback_get, \
970 .put = stac92xx_aloopback_put, \
971 .private_value = verb_read | (verb_write << 16), \
972 }
973
2fc99890
NL
974#define DC_BIAS(xname, idx, nid) \
975 { \
976 .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
977 .name = xname, \
978 .index = idx, \
979 .info = stac92xx_dc_bias_info, \
980 .get = stac92xx_dc_bias_get, \
981 .put = stac92xx_dc_bias_put, \
982 .private_value = nid, \
983 }
984
c8b6bf9b 985static struct snd_kcontrol_new stac9200_mixer[] = {
2f2f4251
M
986 HDA_CODEC_VOLUME("Master Playback Volume", 0xb, 0, HDA_OUTPUT),
987 HDA_CODEC_MUTE("Master Playback Switch", 0xb, 0, HDA_OUTPUT),
2f2f4251
M
988 HDA_CODEC_VOLUME("Capture Volume", 0x0a, 0, HDA_OUTPUT),
989 HDA_CODEC_MUTE("Capture Switch", 0x0a, 0, HDA_OUTPUT),
2f2f4251
M
990 { } /* end */
991};
992
d78d7a90
TI
993static struct snd_kcontrol_new stac92hd73xx_6ch_loopback[] = {
994 STAC_ANALOG_LOOPBACK(0xFA0, 0x7A1, 3),
995 {}
996};
997
998static struct snd_kcontrol_new stac92hd73xx_8ch_loopback[] = {
e1f0d669 999 STAC_ANALOG_LOOPBACK(0xFA0, 0x7A1, 4),
d78d7a90
TI
1000 {}
1001};
e1f0d669 1002
d78d7a90
TI
1003static struct snd_kcontrol_new stac92hd73xx_10ch_loopback[] = {
1004 STAC_ANALOG_LOOPBACK(0xFA0, 0x7A1, 5),
1005 {}
1006};
1007
d0513fc6 1008
d78d7a90
TI
1009static struct snd_kcontrol_new stac92hd71bxx_loopback[] = {
1010 STAC_ANALOG_LOOPBACK(0xFA0, 0x7A0, 2)
1011};
541eee87 1012
8e21c34c 1013static struct snd_kcontrol_new stac925x_mixer[] = {
c9280d68
TI
1014 HDA_CODEC_VOLUME("Master Playback Volume", 0x0e, 0, HDA_OUTPUT),
1015 HDA_CODEC_MUTE("Master Playback Switch", 0x0e, 0, HDA_OUTPUT),
2f2f4251
M
1016 { } /* end */
1017};
1018
d78d7a90
TI
1019static struct snd_kcontrol_new stac9205_loopback[] = {
1020 STAC_ANALOG_LOOPBACK(0xFE0, 0x7E0, 1),
1021 {}
1022};
1023
d78d7a90
TI
1024static struct snd_kcontrol_new stac927x_loopback[] = {
1025 STAC_ANALOG_LOOPBACK(0xFEB, 0x7EB, 1),
1026 {}
1027};
1028
1697055e
TI
1029static struct snd_kcontrol_new stac_dmux_mixer = {
1030 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
1031 .name = "Digital Input Source",
1032 /* count set later */
1033 .info = stac92xx_dmux_enum_info,
1034 .get = stac92xx_dmux_enum_get,
1035 .put = stac92xx_dmux_enum_put,
1036};
1037
d9737751
MR
1038static struct snd_kcontrol_new stac_smux_mixer = {
1039 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
e3487970 1040 .name = "IEC958 Playback Source",
d9737751
MR
1041 /* count set later */
1042 .info = stac92xx_smux_enum_info,
1043 .get = stac92xx_smux_enum_get,
1044 .put = stac92xx_smux_enum_put,
1045};
1046
2134ea4f
TI
1047static const char *slave_vols[] = {
1048 "Front Playback Volume",
1049 "Surround Playback Volume",
1050 "Center Playback Volume",
1051 "LFE Playback Volume",
1052 "Side Playback Volume",
1053 "Headphone Playback Volume",
2134ea4f 1054 "Speaker Playback Volume",
2134ea4f
TI
1055 NULL
1056};
1057
1058static const char *slave_sws[] = {
1059 "Front Playback Switch",
1060 "Surround Playback Switch",
1061 "Center Playback Switch",
1062 "LFE Playback Switch",
1063 "Side Playback Switch",
1064 "Headphone Playback Switch",
2134ea4f 1065 "Speaker Playback Switch",
edb54a55 1066 "IEC958 Playback Switch",
2134ea4f
TI
1067 NULL
1068};
1069
603c4019 1070static void stac92xx_free_kctls(struct hda_codec *codec);
e4973e1e 1071static int stac92xx_add_jack(struct hda_codec *codec, hda_nid_t nid, int type);
603c4019 1072
2f2f4251
M
1073static int stac92xx_build_controls(struct hda_codec *codec)
1074{
1075 struct sigmatel_spec *spec = codec->spec;
e4973e1e
TI
1076 struct auto_pin_cfg *cfg = &spec->autocfg;
1077 hda_nid_t nid;
2f2f4251 1078 int err;
c7d4b2fa 1079 int i;
2f2f4251 1080
6479c631
TI
1081 if (spec->mixer) {
1082 err = snd_hda_add_new_ctls(codec, spec->mixer);
1083 if (err < 0)
1084 return err;
1085 }
c7d4b2fa
M
1086
1087 for (i = 0; i < spec->num_mixers; i++) {
1088 err = snd_hda_add_new_ctls(codec, spec->mixers[i]);
1089 if (err < 0)
1090 return err;
1091 }
5207e10e
TI
1092 if (!spec->auto_mic && spec->num_dmuxes > 0 &&
1093 snd_hda_get_bool_hint(codec, "separate_dmux") == 1) {
1697055e 1094 stac_dmux_mixer.count = spec->num_dmuxes;
3911a4c1 1095 err = snd_hda_ctl_add(codec, 0,
1697055e
TI
1096 snd_ctl_new1(&stac_dmux_mixer, codec));
1097 if (err < 0)
1098 return err;
1099 }
d9737751 1100 if (spec->num_smuxes > 0) {
00ef50c2
MR
1101 int wcaps = get_wcaps(codec, spec->multiout.dig_out_nid);
1102 struct hda_input_mux *smux = &spec->private_smux;
1103 /* check for mute support on SPDIF out */
1104 if (wcaps & AC_WCAP_OUT_AMP) {
1105 smux->items[smux->num_items].label = "Off";
1106 smux->items[smux->num_items].index = 0;
1107 smux->num_items++;
1108 spec->spdif_mute = 1;
1109 }
d9737751 1110 stac_smux_mixer.count = spec->num_smuxes;
3911a4c1 1111 err = snd_hda_ctl_add(codec, 0,
d9737751
MR
1112 snd_ctl_new1(&stac_smux_mixer, codec));
1113 if (err < 0)
1114 return err;
1115 }
c7d4b2fa 1116
dabbed6f
M
1117 if (spec->multiout.dig_out_nid) {
1118 err = snd_hda_create_spdif_out_ctls(codec, spec->multiout.dig_out_nid);
1119 if (err < 0)
1120 return err;
9a08160b
TI
1121 err = snd_hda_create_spdif_share_sw(codec,
1122 &spec->multiout);
1123 if (err < 0)
1124 return err;
1125 spec->multiout.share_spdif = 1;
dabbed6f 1126 }
da74ae3e 1127 if (spec->dig_in_nid && !(spec->gpio_dir & 0x01)) {
dabbed6f
M
1128 err = snd_hda_create_spdif_in_ctls(codec, spec->dig_in_nid);
1129 if (err < 0)
1130 return err;
1131 }
2134ea4f
TI
1132
1133 /* if we have no master control, let's create it */
1134 if (!snd_hda_find_mixer_ctl(codec, "Master Playback Volume")) {
1c82ed1b 1135 unsigned int vmaster_tlv[4];
2134ea4f 1136 snd_hda_set_vmaster_tlv(codec, spec->multiout.dac_nids[0],
1c82ed1b 1137 HDA_OUTPUT, vmaster_tlv);
7c7767eb
TI
1138 /* correct volume offset */
1139 vmaster_tlv[2] += vmaster_tlv[3] * spec->volume_offset;
2134ea4f 1140 err = snd_hda_add_vmaster(codec, "Master Playback Volume",
1c82ed1b 1141 vmaster_tlv, slave_vols);
2134ea4f
TI
1142 if (err < 0)
1143 return err;
1144 }
1145 if (!snd_hda_find_mixer_ctl(codec, "Master Playback Switch")) {
1146 err = snd_hda_add_vmaster(codec, "Master Playback Switch",
1147 NULL, slave_sws);
1148 if (err < 0)
1149 return err;
1150 }
1151
d78d7a90
TI
1152 if (spec->aloopback_ctl &&
1153 snd_hda_get_bool_hint(codec, "loopback") == 1) {
1154 err = snd_hda_add_new_ctls(codec, spec->aloopback_ctl);
1155 if (err < 0)
1156 return err;
1157 }
1158
603c4019 1159 stac92xx_free_kctls(codec); /* no longer needed */
e4973e1e
TI
1160
1161 /* create jack input elements */
1162 if (spec->hp_detect) {
1163 for (i = 0; i < cfg->hp_outs; i++) {
1164 int type = SND_JACK_HEADPHONE;
1165 nid = cfg->hp_pins[i];
1166 /* jack detection */
1167 if (cfg->hp_outs == i)
1168 type |= SND_JACK_LINEOUT;
1169 err = stac92xx_add_jack(codec, nid, type);
1170 if (err < 0)
1171 return err;
1172 }
1173 }
1174 for (i = 0; i < cfg->line_outs; i++) {
1175 err = stac92xx_add_jack(codec, cfg->line_out_pins[i],
1176 SND_JACK_LINEOUT);
1177 if (err < 0)
1178 return err;
1179 }
1180 for (i = 0; i < AUTO_PIN_LAST; i++) {
1181 nid = cfg->input_pins[i];
1182 if (nid) {
1183 err = stac92xx_add_jack(codec, nid,
1184 SND_JACK_MICROPHONE);
1185 if (err < 0)
1186 return err;
1187 }
1188 }
1189
dabbed6f 1190 return 0;
2f2f4251
M
1191}
1192
403d1944 1193static unsigned int ref9200_pin_configs[8] = {
dabbed6f 1194 0x01c47010, 0x01447010, 0x0221401f, 0x01114010,
2f2f4251
M
1195 0x02a19020, 0x01a19021, 0x90100140, 0x01813122,
1196};
1197
58eec423
MCC
1198static unsigned int gateway9200_m4_pin_configs[8] = {
1199 0x400000fe, 0x404500f4, 0x400100f0, 0x90110010,
1200 0x400100f1, 0x02a1902e, 0x500000f2, 0x500000f3,
1201};
1202static unsigned int gateway9200_m4_2_pin_configs[8] = {
1203 0x400000fe, 0x404500f4, 0x400100f0, 0x90110010,
1204 0x400100f1, 0x02a1902e, 0x500000f2, 0x500000f3,
1205};
1206
1207/*
dfe495d0
TI
1208 STAC 9200 pin configs for
1209 102801A8
1210 102801DE
1211 102801E8
1212*/
1213static unsigned int dell9200_d21_pin_configs[8] = {
af6c016e
TI
1214 0x400001f0, 0x400001f1, 0x02214030, 0x01014010,
1215 0x02a19020, 0x01a19021, 0x90100140, 0x01813122,
dfe495d0
TI
1216};
1217
1218/*
1219 STAC 9200 pin configs for
1220 102801C0
1221 102801C1
1222*/
1223static unsigned int dell9200_d22_pin_configs[8] = {
af6c016e
TI
1224 0x400001f0, 0x400001f1, 0x0221401f, 0x01014010,
1225 0x01813020, 0x02a19021, 0x90100140, 0x400001f2,
dfe495d0
TI
1226};
1227
1228/*
1229 STAC 9200 pin configs for
1230 102801C4 (Dell Dimension E310)
1231 102801C5
1232 102801C7
1233 102801D9
1234 102801DA
1235 102801E3
1236*/
1237static unsigned int dell9200_d23_pin_configs[8] = {
af6c016e
TI
1238 0x400001f0, 0x400001f1, 0x0221401f, 0x01014010,
1239 0x01813020, 0x01a19021, 0x90100140, 0x400001f2,
dfe495d0
TI
1240};
1241
1242
1243/*
1244 STAC 9200-32 pin configs for
1245 102801B5 (Dell Inspiron 630m)
1246 102801D8 (Dell Inspiron 640m)
1247*/
1248static unsigned int dell9200_m21_pin_configs[8] = {
af6c016e
TI
1249 0x40c003fa, 0x03441340, 0x0321121f, 0x90170310,
1250 0x408003fb, 0x03a11020, 0x401003fc, 0x403003fd,
dfe495d0
TI
1251};
1252
1253/*
1254 STAC 9200-32 pin configs for
1255 102801C2 (Dell Latitude D620)
1256 102801C8
1257 102801CC (Dell Latitude D820)
1258 102801D4
1259 102801D6
1260*/
1261static unsigned int dell9200_m22_pin_configs[8] = {
af6c016e
TI
1262 0x40c003fa, 0x0144131f, 0x0321121f, 0x90170310,
1263 0x90a70321, 0x03a11020, 0x401003fb, 0x40f000fc,
dfe495d0
TI
1264};
1265
1266/*
1267 STAC 9200-32 pin configs for
1268 102801CE (Dell XPS M1710)
1269 102801CF (Dell Precision M90)
1270*/
1271static unsigned int dell9200_m23_pin_configs[8] = {
1272 0x40c003fa, 0x01441340, 0x0421421f, 0x90170310,
1273 0x408003fb, 0x04a1102e, 0x90170311, 0x403003fc,
1274};
1275
1276/*
1277 STAC 9200-32 pin configs for
1278 102801C9
1279 102801CA
1280 102801CB (Dell Latitude 120L)
1281 102801D3
1282*/
1283static unsigned int dell9200_m24_pin_configs[8] = {
af6c016e
TI
1284 0x40c003fa, 0x404003fb, 0x0321121f, 0x90170310,
1285 0x408003fc, 0x03a11020, 0x401003fd, 0x403003fe,
dfe495d0
TI
1286};
1287
1288/*
1289 STAC 9200-32 pin configs for
1290 102801BD (Dell Inspiron E1505n)
1291 102801EE
1292 102801EF
1293*/
1294static unsigned int dell9200_m25_pin_configs[8] = {
af6c016e
TI
1295 0x40c003fa, 0x01441340, 0x0421121f, 0x90170310,
1296 0x408003fb, 0x04a11020, 0x401003fc, 0x403003fd,
dfe495d0
TI
1297};
1298
1299/*
1300 STAC 9200-32 pin configs for
1301 102801F5 (Dell Inspiron 1501)
1302 102801F6
1303*/
1304static unsigned int dell9200_m26_pin_configs[8] = {
af6c016e
TI
1305 0x40c003fa, 0x404003fb, 0x0421121f, 0x90170310,
1306 0x408003fc, 0x04a11020, 0x401003fd, 0x403003fe,
dfe495d0
TI
1307};
1308
1309/*
1310 STAC 9200-32
1311 102801CD (Dell Inspiron E1705/9400)
1312*/
1313static unsigned int dell9200_m27_pin_configs[8] = {
af6c016e
TI
1314 0x40c003fa, 0x01441340, 0x0421121f, 0x90170310,
1315 0x90170310, 0x04a11020, 0x90170310, 0x40f003fc,
dfe495d0
TI
1316};
1317
bf277785
TD
1318static unsigned int oqo9200_pin_configs[8] = {
1319 0x40c000f0, 0x404000f1, 0x0221121f, 0x02211210,
1320 0x90170111, 0x90a70120, 0x400000f2, 0x400000f3,
1321};
1322
dfe495d0 1323
f5fcc13c
TI
1324static unsigned int *stac9200_brd_tbl[STAC_9200_MODELS] = {
1325 [STAC_REF] = ref9200_pin_configs,
bf277785 1326 [STAC_9200_OQO] = oqo9200_pin_configs,
dfe495d0
TI
1327 [STAC_9200_DELL_D21] = dell9200_d21_pin_configs,
1328 [STAC_9200_DELL_D22] = dell9200_d22_pin_configs,
1329 [STAC_9200_DELL_D23] = dell9200_d23_pin_configs,
1330 [STAC_9200_DELL_M21] = dell9200_m21_pin_configs,
1331 [STAC_9200_DELL_M22] = dell9200_m22_pin_configs,
1332 [STAC_9200_DELL_M23] = dell9200_m23_pin_configs,
1333 [STAC_9200_DELL_M24] = dell9200_m24_pin_configs,
1334 [STAC_9200_DELL_M25] = dell9200_m25_pin_configs,
1335 [STAC_9200_DELL_M26] = dell9200_m26_pin_configs,
1336 [STAC_9200_DELL_M27] = dell9200_m27_pin_configs,
58eec423
MCC
1337 [STAC_9200_M4] = gateway9200_m4_pin_configs,
1338 [STAC_9200_M4_2] = gateway9200_m4_2_pin_configs,
117f257d 1339 [STAC_9200_PANASONIC] = ref9200_pin_configs,
403d1944
MP
1340};
1341
f5fcc13c 1342static const char *stac9200_models[STAC_9200_MODELS] = {
1607b8ea 1343 [STAC_AUTO] = "auto",
f5fcc13c 1344 [STAC_REF] = "ref",
bf277785 1345 [STAC_9200_OQO] = "oqo",
dfe495d0
TI
1346 [STAC_9200_DELL_D21] = "dell-d21",
1347 [STAC_9200_DELL_D22] = "dell-d22",
1348 [STAC_9200_DELL_D23] = "dell-d23",
1349 [STAC_9200_DELL_M21] = "dell-m21",
1350 [STAC_9200_DELL_M22] = "dell-m22",
1351 [STAC_9200_DELL_M23] = "dell-m23",
1352 [STAC_9200_DELL_M24] = "dell-m24",
1353 [STAC_9200_DELL_M25] = "dell-m25",
1354 [STAC_9200_DELL_M26] = "dell-m26",
1355 [STAC_9200_DELL_M27] = "dell-m27",
58eec423
MCC
1356 [STAC_9200_M4] = "gateway-m4",
1357 [STAC_9200_M4_2] = "gateway-m4-2",
117f257d 1358 [STAC_9200_PANASONIC] = "panasonic",
f5fcc13c
TI
1359};
1360
1361static struct snd_pci_quirk stac9200_cfg_tbl[] = {
1362 /* SigmaTel reference board */
1363 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
1364 "DFI LanParty", STAC_REF),
577aa2c1
MR
1365 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101,
1366 "DFI LanParty", STAC_REF),
e7377071 1367 /* Dell laptops have BIOS problem */
dfe495d0
TI
1368 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01a8,
1369 "unknown Dell", STAC_9200_DELL_D21),
f5fcc13c 1370 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01b5,
dfe495d0
TI
1371 "Dell Inspiron 630m", STAC_9200_DELL_M21),
1372 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01bd,
1373 "Dell Inspiron E1505n", STAC_9200_DELL_M25),
1374 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c0,
1375 "unknown Dell", STAC_9200_DELL_D22),
1376 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c1,
1377 "unknown Dell", STAC_9200_DELL_D22),
f5fcc13c 1378 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c2,
dfe495d0
TI
1379 "Dell Latitude D620", STAC_9200_DELL_M22),
1380 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c5,
1381 "unknown Dell", STAC_9200_DELL_D23),
1382 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c7,
1383 "unknown Dell", STAC_9200_DELL_D23),
1384 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c8,
1385 "unknown Dell", STAC_9200_DELL_M22),
1386 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01c9,
1387 "unknown Dell", STAC_9200_DELL_M24),
1388 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ca,
1389 "unknown Dell", STAC_9200_DELL_M24),
f5fcc13c 1390 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01cb,
dfe495d0 1391 "Dell Latitude 120L", STAC_9200_DELL_M24),
877b866d 1392 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01cc,
dfe495d0 1393 "Dell Latitude D820", STAC_9200_DELL_M22),
46f02ca3 1394 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01cd,
dfe495d0 1395 "Dell Inspiron E1705/9400", STAC_9200_DELL_M27),
46f02ca3 1396 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ce,
dfe495d0 1397 "Dell XPS M1710", STAC_9200_DELL_M23),
f0f96745 1398 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01cf,
dfe495d0
TI
1399 "Dell Precision M90", STAC_9200_DELL_M23),
1400 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d3,
1401 "unknown Dell", STAC_9200_DELL_M22),
1402 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d4,
1403 "unknown Dell", STAC_9200_DELL_M22),
8286c53e 1404 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d6,
dfe495d0 1405 "unknown Dell", STAC_9200_DELL_M22),
49c605db 1406 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d8,
dfe495d0
TI
1407 "Dell Inspiron 640m", STAC_9200_DELL_M21),
1408 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d9,
1409 "unknown Dell", STAC_9200_DELL_D23),
1410 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01da,
1411 "unknown Dell", STAC_9200_DELL_D23),
1412 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01de,
1413 "unknown Dell", STAC_9200_DELL_D21),
1414 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01e3,
1415 "unknown Dell", STAC_9200_DELL_D23),
1416 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01e8,
1417 "unknown Dell", STAC_9200_DELL_D21),
1418 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ee,
1419 "unknown Dell", STAC_9200_DELL_M25),
1420 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ef,
1421 "unknown Dell", STAC_9200_DELL_M25),
49c605db 1422 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f5,
dfe495d0
TI
1423 "Dell Inspiron 1501", STAC_9200_DELL_M26),
1424 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f6,
1425 "unknown Dell", STAC_9200_DELL_M26),
49c605db 1426 /* Panasonic */
117f257d 1427 SND_PCI_QUIRK(0x10f7, 0x8338, "Panasonic CF-74", STAC_9200_PANASONIC),
1194b5b7 1428 /* Gateway machines needs EAPD to be set on resume */
58eec423
MCC
1429 SND_PCI_QUIRK(0x107b, 0x0205, "Gateway S-7110M", STAC_9200_M4),
1430 SND_PCI_QUIRK(0x107b, 0x0317, "Gateway MT3423, MX341*", STAC_9200_M4_2),
1431 SND_PCI_QUIRK(0x107b, 0x0318, "Gateway ML3019, MT3707", STAC_9200_M4_2),
bf277785
TD
1432 /* OQO Mobile */
1433 SND_PCI_QUIRK(0x1106, 0x3288, "OQO Model 2", STAC_9200_OQO),
403d1944
MP
1434 {} /* terminator */
1435};
1436
8e21c34c
TD
1437static unsigned int ref925x_pin_configs[8] = {
1438 0x40c003f0, 0x424503f2, 0x01813022, 0x02a19021,
09a99959 1439 0x90a70320, 0x02214210, 0x01019020, 0x9033032e,
8e21c34c
TD
1440};
1441
9cb36c2a
MCC
1442static unsigned int stac925xM1_pin_configs[8] = {
1443 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1444 0x40a000f0, 0x90100210, 0x400003f1, 0x9033032e,
8e21c34c
TD
1445};
1446
9cb36c2a
MCC
1447static unsigned int stac925xM1_2_pin_configs[8] = {
1448 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1449 0x40a000f0, 0x90100210, 0x400003f1, 0x9033032e,
1450};
58eec423 1451
9cb36c2a
MCC
1452static unsigned int stac925xM2_pin_configs[8] = {
1453 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1454 0x40a000f0, 0x90100210, 0x400003f1, 0x9033032e,
2c11f955
TD
1455};
1456
8e21c34c 1457static unsigned int stac925xM2_2_pin_configs[8] = {
58eec423
MCC
1458 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1459 0x40a000f0, 0x90100210, 0x400003f1, 0x9033032e,
1460};
1461
9cb36c2a
MCC
1462static unsigned int stac925xM3_pin_configs[8] = {
1463 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1464 0x40a000f0, 0x90100210, 0x400003f1, 0x503303f3,
1465};
58eec423 1466
9cb36c2a
MCC
1467static unsigned int stac925xM5_pin_configs[8] = {
1468 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1469 0x40a000f0, 0x90100210, 0x400003f1, 0x9033032e,
1470};
1471
9cb36c2a
MCC
1472static unsigned int stac925xM6_pin_configs[8] = {
1473 0x40c003f4, 0x424503f2, 0x400000f3, 0x02a19020,
1474 0x40a000f0, 0x90100210, 0x400003f1, 0x90330320,
8e21c34c
TD
1475};
1476
1477static unsigned int *stac925x_brd_tbl[STAC_925x_MODELS] = {
1478 [STAC_REF] = ref925x_pin_configs,
9cb36c2a
MCC
1479 [STAC_M1] = stac925xM1_pin_configs,
1480 [STAC_M1_2] = stac925xM1_2_pin_configs,
1481 [STAC_M2] = stac925xM2_pin_configs,
8e21c34c 1482 [STAC_M2_2] = stac925xM2_2_pin_configs,
9cb36c2a
MCC
1483 [STAC_M3] = stac925xM3_pin_configs,
1484 [STAC_M5] = stac925xM5_pin_configs,
1485 [STAC_M6] = stac925xM6_pin_configs,
8e21c34c
TD
1486};
1487
1488static const char *stac925x_models[STAC_925x_MODELS] = {
1607b8ea 1489 [STAC_925x_AUTO] = "auto",
8e21c34c 1490 [STAC_REF] = "ref",
9cb36c2a
MCC
1491 [STAC_M1] = "m1",
1492 [STAC_M1_2] = "m1-2",
1493 [STAC_M2] = "m2",
8e21c34c 1494 [STAC_M2_2] = "m2-2",
9cb36c2a
MCC
1495 [STAC_M3] = "m3",
1496 [STAC_M5] = "m5",
1497 [STAC_M6] = "m6",
8e21c34c
TD
1498};
1499
9cb36c2a 1500static struct snd_pci_quirk stac925x_codec_id_cfg_tbl[] = {
58eec423
MCC
1501 SND_PCI_QUIRK(0x107b, 0x0316, "Gateway M255", STAC_M2),
1502 SND_PCI_QUIRK(0x107b, 0x0366, "Gateway MP6954", STAC_M5),
1503 SND_PCI_QUIRK(0x107b, 0x0461, "Gateway NX560XL", STAC_M1),
1504 SND_PCI_QUIRK(0x107b, 0x0681, "Gateway NX860", STAC_M2),
9cb36c2a 1505 SND_PCI_QUIRK(0x107b, 0x0367, "Gateway MX6453", STAC_M1_2),
9cb36c2a
MCC
1506 /* Not sure about the brand name for those */
1507 SND_PCI_QUIRK(0x107b, 0x0281, "Gateway mobile", STAC_M1),
1508 SND_PCI_QUIRK(0x107b, 0x0507, "Gateway mobile", STAC_M3),
1509 SND_PCI_QUIRK(0x107b, 0x0281, "Gateway mobile", STAC_M6),
1510 SND_PCI_QUIRK(0x107b, 0x0685, "Gateway mobile", STAC_M2_2),
9cb36c2a 1511 {} /* terminator */
8e21c34c
TD
1512};
1513
1514static struct snd_pci_quirk stac925x_cfg_tbl[] = {
1515 /* SigmaTel reference board */
1516 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668, "DFI LanParty", STAC_REF),
577aa2c1 1517 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101, "DFI LanParty", STAC_REF),
2c11f955 1518 SND_PCI_QUIRK(0x8384, 0x7632, "Stac9202 Reference Board", STAC_REF),
9cb36c2a
MCC
1519
1520 /* Default table for unknown ID */
1521 SND_PCI_QUIRK(0x1002, 0x437b, "Gateway mobile", STAC_M2_2),
1522
8e21c34c
TD
1523 {} /* terminator */
1524};
1525
a7662640 1526static unsigned int ref92hd73xx_pin_configs[13] = {
e1f0d669
MR
1527 0x02214030, 0x02a19040, 0x01a19020, 0x02214030,
1528 0x0181302e, 0x01014010, 0x01014020, 0x01014030,
1529 0x02319040, 0x90a000f0, 0x90a000f0, 0x01452050,
a7662640
MR
1530 0x01452050,
1531};
1532
1533static unsigned int dell_m6_pin_configs[13] = {
1534 0x0321101f, 0x4f00000f, 0x4f0000f0, 0x90170110,
7c2ba97b 1535 0x03a11020, 0x0321101f, 0x4f0000f0, 0x4f0000f0,
a7662640
MR
1536 0x4f0000f0, 0x90a60160, 0x4f0000f0, 0x4f0000f0,
1537 0x4f0000f0,
e1f0d669
MR
1538};
1539
842ae638
TI
1540static unsigned int alienware_m17x_pin_configs[13] = {
1541 0x0321101f, 0x0321101f, 0x03a11020, 0x03014020,
1542 0x90170110, 0x4f0000f0, 0x4f0000f0, 0x4f0000f0,
1543 0x4f0000f0, 0x90a60160, 0x4f0000f0, 0x4f0000f0,
1544 0x904601b0,
1545};
1546
52dc4386
AF
1547static unsigned int intel_dg45id_pin_configs[14] = {
1548 0x02214230, 0x02A19240, 0x01013214, 0x01014210,
1549 0x01A19250, 0x01011212, 0x01016211, 0x40f000f0,
1550 0x40f000f0, 0x40f000f0, 0x40f000f0, 0x014510A0,
1551 0x074510B0, 0x40f000f0
1552};
1553
e1f0d669 1554static unsigned int *stac92hd73xx_brd_tbl[STAC_92HD73XX_MODELS] = {
a7662640 1555 [STAC_92HD73XX_REF] = ref92hd73xx_pin_configs,
661cd8fb
TI
1556 [STAC_DELL_M6_AMIC] = dell_m6_pin_configs,
1557 [STAC_DELL_M6_DMIC] = dell_m6_pin_configs,
1558 [STAC_DELL_M6_BOTH] = dell_m6_pin_configs,
6b3ab21e 1559 [STAC_DELL_EQ] = dell_m6_pin_configs,
842ae638 1560 [STAC_ALIENWARE_M17X] = alienware_m17x_pin_configs,
52dc4386 1561 [STAC_92HD73XX_INTEL] = intel_dg45id_pin_configs,
e1f0d669
MR
1562};
1563
1564static const char *stac92hd73xx_models[STAC_92HD73XX_MODELS] = {
1607b8ea 1565 [STAC_92HD73XX_AUTO] = "auto",
9e43f0de 1566 [STAC_92HD73XX_NO_JD] = "no-jd",
e1f0d669 1567 [STAC_92HD73XX_REF] = "ref",
ae709440 1568 [STAC_92HD73XX_INTEL] = "intel",
661cd8fb
TI
1569 [STAC_DELL_M6_AMIC] = "dell-m6-amic",
1570 [STAC_DELL_M6_DMIC] = "dell-m6-dmic",
1571 [STAC_DELL_M6_BOTH] = "dell-m6",
6b3ab21e 1572 [STAC_DELL_EQ] = "dell-eq",
842ae638 1573 [STAC_ALIENWARE_M17X] = "alienware",
e1f0d669
MR
1574};
1575
1576static struct snd_pci_quirk stac92hd73xx_cfg_tbl[] = {
1577 /* SigmaTel reference board */
1578 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
a7662640 1579 "DFI LanParty", STAC_92HD73XX_REF),
577aa2c1
MR
1580 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101,
1581 "DFI LanParty", STAC_92HD73XX_REF),
ae709440
WF
1582 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x5002,
1583 "Intel DG45ID", STAC_92HD73XX_INTEL),
1584 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x5003,
1585 "Intel DG45FC", STAC_92HD73XX_INTEL),
a7662640 1586 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0254,
661cd8fb 1587 "Dell Studio 1535", STAC_DELL_M6_DMIC),
a7662640 1588 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0255,
661cd8fb 1589 "unknown Dell", STAC_DELL_M6_DMIC),
a7662640 1590 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0256,
661cd8fb 1591 "unknown Dell", STAC_DELL_M6_BOTH),
a7662640 1592 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0257,
661cd8fb 1593 "unknown Dell", STAC_DELL_M6_BOTH),
a7662640 1594 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x025e,
661cd8fb 1595 "unknown Dell", STAC_DELL_M6_AMIC),
a7662640 1596 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x025f,
661cd8fb 1597 "unknown Dell", STAC_DELL_M6_AMIC),
a7662640 1598 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0271,
661cd8fb
TI
1599 "unknown Dell", STAC_DELL_M6_DMIC),
1600 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0272,
1601 "unknown Dell", STAC_DELL_M6_DMIC),
b0fc5e04 1602 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x029f,
661cd8fb 1603 "Dell Studio 1537", STAC_DELL_M6_DMIC),
fa620e97
JS
1604 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x02a0,
1605 "Dell Studio 17", STAC_DELL_M6_DMIC),
626f5cef
TI
1606 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x02be,
1607 "Dell Studio 1555", STAC_DELL_M6_DMIC),
8ef5837a
DB
1608 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x02bd,
1609 "Dell Studio 1557", STAC_DELL_M6_DMIC),
e1f0d669
MR
1610 {} /* terminator */
1611};
1612
842ae638
TI
1613static struct snd_pci_quirk stac92hd73xx_codec_id_cfg_tbl[] = {
1614 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x02a1,
1615 "Alienware M17x", STAC_ALIENWARE_M17X),
1616 {} /* terminator */
1617};
1618
8bb0ac55 1619static unsigned int ref92hd83xxx_pin_configs[10] = {
d0513fc6
MR
1620 0x02214030, 0x02211010, 0x02a19020, 0x02170130,
1621 0x01014050, 0x01819040, 0x01014020, 0x90a3014e,
d0513fc6
MR
1622 0x01451160, 0x98560170,
1623};
1624
8bb0ac55 1625static unsigned int dell_s14_pin_configs[10] = {
69b5655a
TI
1626 0x0221403f, 0x0221101f, 0x02a19020, 0x90170110,
1627 0x40f000f0, 0x40f000f0, 0x40f000f0, 0x90a60160,
8bb0ac55
MR
1628 0x40f000f0, 0x40f000f0,
1629};
1630
d0513fc6
MR
1631static unsigned int *stac92hd83xxx_brd_tbl[STAC_92HD83XXX_MODELS] = {
1632 [STAC_92HD83XXX_REF] = ref92hd83xxx_pin_configs,
32ed3f46 1633 [STAC_92HD83XXX_PWR_REF] = ref92hd83xxx_pin_configs,
8bb0ac55 1634 [STAC_DELL_S14] = dell_s14_pin_configs,
d0513fc6
MR
1635};
1636
1637static const char *stac92hd83xxx_models[STAC_92HD83XXX_MODELS] = {
1607b8ea 1638 [STAC_92HD83XXX_AUTO] = "auto",
d0513fc6 1639 [STAC_92HD83XXX_REF] = "ref",
32ed3f46 1640 [STAC_92HD83XXX_PWR_REF] = "mic-ref",
8bb0ac55 1641 [STAC_DELL_S14] = "dell-s14",
b4e81876 1642 [STAC_92HD83XXX_HP] = "hp",
d0513fc6
MR
1643};
1644
1645static struct snd_pci_quirk stac92hd83xxx_cfg_tbl[] = {
1646 /* SigmaTel reference board */
1647 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
f9d088b2 1648 "DFI LanParty", STAC_92HD83XXX_REF),
577aa2c1
MR
1649 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101,
1650 "DFI LanParty", STAC_92HD83XXX_REF),
8bb0ac55
MR
1651 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x02ba,
1652 "unknown Dell", STAC_DELL_S14),
b4e81876
TI
1653 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_HP, 0xff00, 0x3600,
1654 "HP", STAC_92HD83XXX_HP),
574f3c4f 1655 {} /* terminator */
d0513fc6
MR
1656};
1657
616f89e7 1658static unsigned int ref92hd71bxx_pin_configs[STAC92HD71BXX_NUM_PINS] = {
e035b841 1659 0x02214030, 0x02a19040, 0x01a19020, 0x01014010,
4b33c767 1660 0x0181302e, 0x01014010, 0x01019020, 0x90a000f0,
616f89e7
HRK
1661 0x90a000f0, 0x01452050, 0x01452050, 0x00000000,
1662 0x00000000
e035b841
MR
1663};
1664
616f89e7 1665static unsigned int dell_m4_1_pin_configs[STAC92HD71BXX_NUM_PINS] = {
a7662640 1666 0x0421101f, 0x04a11221, 0x40f000f0, 0x90170110,
07bcb316 1667 0x23a1902e, 0x23014250, 0x40f000f0, 0x90a000f0,
616f89e7
HRK
1668 0x40f000f0, 0x4f0000f0, 0x4f0000f0, 0x00000000,
1669 0x00000000
a7662640
MR
1670};
1671
616f89e7 1672static unsigned int dell_m4_2_pin_configs[STAC92HD71BXX_NUM_PINS] = {
a7662640
MR
1673 0x0421101f, 0x04a11221, 0x90a70330, 0x90170110,
1674 0x23a1902e, 0x23014250, 0x40f000f0, 0x40f000f0,
616f89e7
HRK
1675 0x40f000f0, 0x044413b0, 0x044413b0, 0x00000000,
1676 0x00000000
a7662640
MR
1677};
1678
616f89e7 1679static unsigned int dell_m4_3_pin_configs[STAC92HD71BXX_NUM_PINS] = {
3a7abfd2
MR
1680 0x0421101f, 0x04a11221, 0x90a70330, 0x90170110,
1681 0x40f000f0, 0x40f000f0, 0x40f000f0, 0x90a000f0,
616f89e7
HRK
1682 0x40f000f0, 0x044413b0, 0x044413b0, 0x00000000,
1683 0x00000000
3a7abfd2
MR
1684};
1685
e035b841
MR
1686static unsigned int *stac92hd71bxx_brd_tbl[STAC_92HD71BXX_MODELS] = {
1687 [STAC_92HD71BXX_REF] = ref92hd71bxx_pin_configs,
a7662640
MR
1688 [STAC_DELL_M4_1] = dell_m4_1_pin_configs,
1689 [STAC_DELL_M4_2] = dell_m4_2_pin_configs,
3a7abfd2 1690 [STAC_DELL_M4_3] = dell_m4_3_pin_configs,
6a14f585 1691 [STAC_HP_M4] = NULL,
1b0652eb 1692 [STAC_HP_DV5] = NULL,
ae6241fb 1693 [STAC_HP_HDX] = NULL,
514bf54c 1694 [STAC_HP_DV4_1222NR] = NULL,
e035b841
MR
1695};
1696
1697static const char *stac92hd71bxx_models[STAC_92HD71BXX_MODELS] = {
1607b8ea 1698 [STAC_92HD71BXX_AUTO] = "auto",
e035b841 1699 [STAC_92HD71BXX_REF] = "ref",
a7662640
MR
1700 [STAC_DELL_M4_1] = "dell-m4-1",
1701 [STAC_DELL_M4_2] = "dell-m4-2",
3a7abfd2 1702 [STAC_DELL_M4_3] = "dell-m4-3",
6a14f585 1703 [STAC_HP_M4] = "hp-m4",
1b0652eb 1704 [STAC_HP_DV5] = "hp-dv5",
ae6241fb 1705 [STAC_HP_HDX] = "hp-hdx",
514bf54c 1706 [STAC_HP_DV4_1222NR] = "hp-dv4-1222nr",
e035b841
MR
1707};
1708
1709static struct snd_pci_quirk stac92hd71bxx_cfg_tbl[] = {
1710 /* SigmaTel reference board */
1711 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
1712 "DFI LanParty", STAC_92HD71BXX_REF),
577aa2c1
MR
1713 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101,
1714 "DFI LanParty", STAC_92HD71BXX_REF),
514bf54c
JG
1715 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x30fb,
1716 "HP dv4-1222nr", STAC_HP_DV4_1222NR),
5bdaaada
VK
1717 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_HP, 0xfff0, 0x1720,
1718 "HP", STAC_HP_DV5),
58d8395b
TI
1719 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_HP, 0xfff0, 0x3080,
1720 "HP", STAC_HP_DV5),
2ae466f8
TI
1721 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_HP, 0xfff0, 0x30f0,
1722 "HP dv4-7", STAC_HP_DV5),
1723 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_HP, 0xfff0, 0x3600,
1724 "HP dv4-7", STAC_HP_DV5),
6fce61ae
TI
1725 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x3610,
1726 "HP HDX", STAC_HP_HDX), /* HDX18 */
9a9e2359 1727 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x361a,
2ae466f8 1728 "HP mini 1000", STAC_HP_M4),
ae6241fb 1729 SND_PCI_QUIRK(PCI_VENDOR_ID_HP, 0x361b,
6fce61ae 1730 "HP HDX", STAC_HP_HDX), /* HDX16 */
6e34c033
TI
1731 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_HP, 0xfff0, 0x3620,
1732 "HP dv6", STAC_HP_DV5),
1972d025
TI
1733 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_HP, 0xfff0, 0x7010,
1734 "HP", STAC_HP_DV5),
a7662640
MR
1735 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0233,
1736 "unknown Dell", STAC_DELL_M4_1),
1737 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0234,
1738 "unknown Dell", STAC_DELL_M4_1),
1739 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0250,
1740 "unknown Dell", STAC_DELL_M4_1),
1741 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x024f,
1742 "unknown Dell", STAC_DELL_M4_1),
1743 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x024d,
1744 "unknown Dell", STAC_DELL_M4_1),
1745 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0251,
1746 "unknown Dell", STAC_DELL_M4_1),
1747 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0277,
1748 "unknown Dell", STAC_DELL_M4_1),
1749 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0263,
1750 "unknown Dell", STAC_DELL_M4_2),
1751 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0265,
1752 "unknown Dell", STAC_DELL_M4_2),
1753 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0262,
1754 "unknown Dell", STAC_DELL_M4_2),
1755 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0264,
1756 "unknown Dell", STAC_DELL_M4_2),
3a7abfd2
MR
1757 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x02aa,
1758 "unknown Dell", STAC_DELL_M4_3),
e035b841
MR
1759 {} /* terminator */
1760};
1761
403d1944
MP
1762static unsigned int ref922x_pin_configs[10] = {
1763 0x01014010, 0x01016011, 0x01012012, 0x0221401f,
1764 0x01813122, 0x01011014, 0x01441030, 0x01c41030,
2f2f4251
M
1765 0x40000100, 0x40000100,
1766};
1767
dfe495d0
TI
1768/*
1769 STAC 922X pin configs for
1770 102801A7
1771 102801AB
1772 102801A9
1773 102801D1
1774 102801D2
1775*/
1776static unsigned int dell_922x_d81_pin_configs[10] = {
1777 0x02214030, 0x01a19021, 0x01111012, 0x01114010,
1778 0x02a19020, 0x01117011, 0x400001f0, 0x400001f1,
1779 0x01813122, 0x400001f2,
1780};
1781
1782/*
1783 STAC 922X pin configs for
1784 102801AC
1785 102801D0
1786*/
1787static unsigned int dell_922x_d82_pin_configs[10] = {
1788 0x02214030, 0x01a19021, 0x01111012, 0x01114010,
1789 0x02a19020, 0x01117011, 0x01451140, 0x400001f0,
1790 0x01813122, 0x400001f1,
1791};
1792
1793/*
1794 STAC 922X pin configs for
1795 102801BF
1796*/
1797static unsigned int dell_922x_m81_pin_configs[10] = {
1798 0x0321101f, 0x01112024, 0x01111222, 0x91174220,
1799 0x03a11050, 0x01116221, 0x90a70330, 0x01452340,
1800 0x40C003f1, 0x405003f0,
1801};
1802
1803/*
1804 STAC 9221 A1 pin configs for
1805 102801D7 (Dell XPS M1210)
1806*/
1807static unsigned int dell_922x_m82_pin_configs[10] = {
7f9310c1
JZ
1808 0x02211211, 0x408103ff, 0x02a1123e, 0x90100310,
1809 0x408003f1, 0x0221121f, 0x03451340, 0x40c003f2,
dfe495d0
TI
1810 0x508003f3, 0x405003f4,
1811};
1812
403d1944 1813static unsigned int d945gtp3_pin_configs[10] = {
869264c4 1814 0x0221401f, 0x01a19022, 0x01813021, 0x01014010,
403d1944
MP
1815 0x40000100, 0x40000100, 0x40000100, 0x40000100,
1816 0x02a19120, 0x40000100,
1817};
1818
1819static unsigned int d945gtp5_pin_configs[10] = {
869264c4
MP
1820 0x0221401f, 0x01011012, 0x01813024, 0x01014010,
1821 0x01a19021, 0x01016011, 0x01452130, 0x40000100,
403d1944
MP
1822 0x02a19320, 0x40000100,
1823};
1824
5d5d3bc3
IZ
1825static unsigned int intel_mac_v1_pin_configs[10] = {
1826 0x0121e21f, 0x400000ff, 0x9017e110, 0x400000fd,
1827 0x400000fe, 0x0181e020, 0x1145e030, 0x11c5e240,
1828 0x400000fc, 0x400000fb,
1829};
1830
1831static unsigned int intel_mac_v2_pin_configs[10] = {
1832 0x0121e21f, 0x90a7012e, 0x9017e110, 0x400000fd,
1833 0x400000fe, 0x0181e020, 0x1145e230, 0x500000fa,
1834 0x400000fc, 0x400000fb,
6f0778d8
NB
1835};
1836
5d5d3bc3
IZ
1837static unsigned int intel_mac_v3_pin_configs[10] = {
1838 0x0121e21f, 0x90a7012e, 0x9017e110, 0x400000fd,
1839 0x400000fe, 0x0181e020, 0x1145e230, 0x11c5e240,
3fc24d85
TI
1840 0x400000fc, 0x400000fb,
1841};
1842
5d5d3bc3
IZ
1843static unsigned int intel_mac_v4_pin_configs[10] = {
1844 0x0321e21f, 0x03a1e02e, 0x9017e110, 0x9017e11f,
1845 0x400000fe, 0x0381e020, 0x1345e230, 0x13c5e240,
f16928fb
SF
1846 0x400000fc, 0x400000fb,
1847};
1848
5d5d3bc3
IZ
1849static unsigned int intel_mac_v5_pin_configs[10] = {
1850 0x0321e21f, 0x03a1e02e, 0x9017e110, 0x9017e11f,
1851 0x400000fe, 0x0381e020, 0x1345e230, 0x13c5e240,
1852 0x400000fc, 0x400000fb,
0dae0f83
TI
1853};
1854
8c650087
MCC
1855static unsigned int ecs202_pin_configs[10] = {
1856 0x0221401f, 0x02a19020, 0x01a19020, 0x01114010,
1857 0x408000f0, 0x01813022, 0x074510a0, 0x40c400f1,
1858 0x9037012e, 0x40e000f2,
1859};
76c08828 1860
19039bd0 1861static unsigned int *stac922x_brd_tbl[STAC_922X_MODELS] = {
f5fcc13c 1862 [STAC_D945_REF] = ref922x_pin_configs,
19039bd0
TI
1863 [STAC_D945GTP3] = d945gtp3_pin_configs,
1864 [STAC_D945GTP5] = d945gtp5_pin_configs,
5d5d3bc3
IZ
1865 [STAC_INTEL_MAC_V1] = intel_mac_v1_pin_configs,
1866 [STAC_INTEL_MAC_V2] = intel_mac_v2_pin_configs,
1867 [STAC_INTEL_MAC_V3] = intel_mac_v3_pin_configs,
1868 [STAC_INTEL_MAC_V4] = intel_mac_v4_pin_configs,
1869 [STAC_INTEL_MAC_V5] = intel_mac_v5_pin_configs,
536319af 1870 [STAC_INTEL_MAC_AUTO] = intel_mac_v3_pin_configs,
dfe495d0 1871 /* for backward compatibility */
5d5d3bc3
IZ
1872 [STAC_MACMINI] = intel_mac_v3_pin_configs,
1873 [STAC_MACBOOK] = intel_mac_v5_pin_configs,
1874 [STAC_MACBOOK_PRO_V1] = intel_mac_v3_pin_configs,
1875 [STAC_MACBOOK_PRO_V2] = intel_mac_v3_pin_configs,
1876 [STAC_IMAC_INTEL] = intel_mac_v2_pin_configs,
1877 [STAC_IMAC_INTEL_20] = intel_mac_v3_pin_configs,
8c650087 1878 [STAC_ECS_202] = ecs202_pin_configs,
dfe495d0
TI
1879 [STAC_922X_DELL_D81] = dell_922x_d81_pin_configs,
1880 [STAC_922X_DELL_D82] = dell_922x_d82_pin_configs,
1881 [STAC_922X_DELL_M81] = dell_922x_m81_pin_configs,
1882 [STAC_922X_DELL_M82] = dell_922x_m82_pin_configs,
403d1944
MP
1883};
1884
f5fcc13c 1885static const char *stac922x_models[STAC_922X_MODELS] = {
1607b8ea 1886 [STAC_922X_AUTO] = "auto",
f5fcc13c
TI
1887 [STAC_D945_REF] = "ref",
1888 [STAC_D945GTP5] = "5stack",
1889 [STAC_D945GTP3] = "3stack",
5d5d3bc3
IZ
1890 [STAC_INTEL_MAC_V1] = "intel-mac-v1",
1891 [STAC_INTEL_MAC_V2] = "intel-mac-v2",
1892 [STAC_INTEL_MAC_V3] = "intel-mac-v3",
1893 [STAC_INTEL_MAC_V4] = "intel-mac-v4",
1894 [STAC_INTEL_MAC_V5] = "intel-mac-v5",
536319af 1895 [STAC_INTEL_MAC_AUTO] = "intel-mac-auto",
dfe495d0 1896 /* for backward compatibility */
f5fcc13c 1897 [STAC_MACMINI] = "macmini",
3fc24d85 1898 [STAC_MACBOOK] = "macbook",
6f0778d8
NB
1899 [STAC_MACBOOK_PRO_V1] = "macbook-pro-v1",
1900 [STAC_MACBOOK_PRO_V2] = "macbook-pro",
f16928fb 1901 [STAC_IMAC_INTEL] = "imac-intel",
0dae0f83 1902 [STAC_IMAC_INTEL_20] = "imac-intel-20",
8c650087 1903 [STAC_ECS_202] = "ecs202",
dfe495d0
TI
1904 [STAC_922X_DELL_D81] = "dell-d81",
1905 [STAC_922X_DELL_D82] = "dell-d82",
1906 [STAC_922X_DELL_M81] = "dell-m81",
1907 [STAC_922X_DELL_M82] = "dell-m82",
f5fcc13c
TI
1908};
1909
1910static struct snd_pci_quirk stac922x_cfg_tbl[] = {
1911 /* SigmaTel reference board */
1912 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
1913 "DFI LanParty", STAC_D945_REF),
577aa2c1
MR
1914 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101,
1915 "DFI LanParty", STAC_D945_REF),
f5fcc13c
TI
1916 /* Intel 945G based systems */
1917 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0101,
1918 "Intel D945G", STAC_D945GTP3),
1919 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0202,
1920 "Intel D945G", STAC_D945GTP3),
1921 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0606,
1922 "Intel D945G", STAC_D945GTP3),
1923 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0601,
1924 "Intel D945G", STAC_D945GTP3),
1925 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0111,
1926 "Intel D945G", STAC_D945GTP3),
1927 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x1115,
1928 "Intel D945G", STAC_D945GTP3),
1929 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x1116,
1930 "Intel D945G", STAC_D945GTP3),
1931 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x1117,
1932 "Intel D945G", STAC_D945GTP3),
1933 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x1118,
1934 "Intel D945G", STAC_D945GTP3),
1935 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x1119,
1936 "Intel D945G", STAC_D945GTP3),
1937 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x8826,
1938 "Intel D945G", STAC_D945GTP3),
1939 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x5049,
1940 "Intel D945G", STAC_D945GTP3),
1941 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x5055,
1942 "Intel D945G", STAC_D945GTP3),
1943 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x5048,
1944 "Intel D945G", STAC_D945GTP3),
1945 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0110,
1946 "Intel D945G", STAC_D945GTP3),
1947 /* Intel D945G 5-stack systems */
1948 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0404,
1949 "Intel D945G", STAC_D945GTP5),
1950 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0303,
1951 "Intel D945G", STAC_D945GTP5),
1952 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0013,
1953 "Intel D945G", STAC_D945GTP5),
1954 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0417,
1955 "Intel D945G", STAC_D945GTP5),
1956 /* Intel 945P based systems */
1957 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0b0b,
1958 "Intel D945P", STAC_D945GTP3),
1959 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0112,
1960 "Intel D945P", STAC_D945GTP3),
1961 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0d0d,
1962 "Intel D945P", STAC_D945GTP3),
1963 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0909,
1964 "Intel D945P", STAC_D945GTP3),
1965 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0505,
1966 "Intel D945P", STAC_D945GTP3),
1967 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0707,
1968 "Intel D945P", STAC_D945GTP5),
8056d47e
TI
1969 /* other intel */
1970 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x0204,
1971 "Intel D945", STAC_D945_REF),
f5fcc13c 1972 /* other systems */
536319af 1973 /* Apple Intel Mac (Mac Mini, MacBook, MacBook Pro...) */
f5fcc13c 1974 SND_PCI_QUIRK(0x8384, 0x7680,
536319af 1975 "Mac", STAC_INTEL_MAC_AUTO),
dfe495d0
TI
1976 /* Dell systems */
1977 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01a7,
1978 "unknown Dell", STAC_922X_DELL_D81),
1979 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01a9,
1980 "unknown Dell", STAC_922X_DELL_D81),
1981 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ab,
1982 "unknown Dell", STAC_922X_DELL_D81),
1983 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ac,
1984 "unknown Dell", STAC_922X_DELL_D82),
1985 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01bf,
1986 "unknown Dell", STAC_922X_DELL_M81),
1987 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d0,
1988 "unknown Dell", STAC_922X_DELL_D82),
1989 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d1,
1990 "unknown Dell", STAC_922X_DELL_D81),
1991 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d2,
1992 "unknown Dell", STAC_922X_DELL_D81),
1993 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01d7,
1994 "Dell XPS M1210", STAC_922X_DELL_M82),
8c650087 1995 /* ECS/PC Chips boards */
dea0a509 1996 SND_PCI_QUIRK_MASK(0x1019, 0xf000, 0x2000,
8663ae55 1997 "ECS/PC chips", STAC_ECS_202),
403d1944
MP
1998 {} /* terminator */
1999};
2000
3cc08dc6 2001static unsigned int ref927x_pin_configs[14] = {
93ed1503
TD
2002 0x02214020, 0x02a19080, 0x0181304e, 0x01014010,
2003 0x01a19040, 0x01011012, 0x01016011, 0x0101201f,
2004 0x183301f0, 0x18a001f0, 0x18a001f0, 0x01442070,
2005 0x01c42190, 0x40000100,
3cc08dc6
MP
2006};
2007
93ed1503 2008static unsigned int d965_3st_pin_configs[14] = {
81d3dbde
TD
2009 0x0221401f, 0x02a19120, 0x40000100, 0x01014011,
2010 0x01a19021, 0x01813024, 0x40000100, 0x40000100,
2011 0x40000100, 0x40000100, 0x40000100, 0x40000100,
2012 0x40000100, 0x40000100
2013};
2014
93ed1503
TD
2015static unsigned int d965_5st_pin_configs[14] = {
2016 0x02214020, 0x02a19080, 0x0181304e, 0x01014010,
2017 0x01a19040, 0x01011012, 0x01016011, 0x40000100,
2018 0x40000100, 0x40000100, 0x40000100, 0x01442070,
2019 0x40000100, 0x40000100
2020};
2021
679d92ed
TI
2022static unsigned int d965_5st_no_fp_pin_configs[14] = {
2023 0x40000100, 0x40000100, 0x0181304e, 0x01014010,
2024 0x01a19040, 0x01011012, 0x01016011, 0x40000100,
2025 0x40000100, 0x40000100, 0x40000100, 0x01442070,
2026 0x40000100, 0x40000100
2027};
2028
4ff076e5
TD
2029static unsigned int dell_3st_pin_configs[14] = {
2030 0x02211230, 0x02a11220, 0x01a19040, 0x01114210,
2031 0x01111212, 0x01116211, 0x01813050, 0x01112214,
8e9068b1 2032 0x403003fa, 0x90a60040, 0x90a60040, 0x404003fb,
4ff076e5
TD
2033 0x40c003fc, 0x40000100
2034};
2035
93ed1503 2036static unsigned int *stac927x_brd_tbl[STAC_927X_MODELS] = {
e28d8322 2037 [STAC_D965_REF_NO_JD] = ref927x_pin_configs,
8e9068b1
MR
2038 [STAC_D965_REF] = ref927x_pin_configs,
2039 [STAC_D965_3ST] = d965_3st_pin_configs,
2040 [STAC_D965_5ST] = d965_5st_pin_configs,
679d92ed 2041 [STAC_D965_5ST_NO_FP] = d965_5st_no_fp_pin_configs,
8e9068b1
MR
2042 [STAC_DELL_3ST] = dell_3st_pin_configs,
2043 [STAC_DELL_BIOS] = NULL,
54930531 2044 [STAC_927X_VOLKNOB] = NULL,
3cc08dc6
MP
2045};
2046
f5fcc13c 2047static const char *stac927x_models[STAC_927X_MODELS] = {
1607b8ea 2048 [STAC_927X_AUTO] = "auto",
e28d8322 2049 [STAC_D965_REF_NO_JD] = "ref-no-jd",
8e9068b1
MR
2050 [STAC_D965_REF] = "ref",
2051 [STAC_D965_3ST] = "3stack",
2052 [STAC_D965_5ST] = "5stack",
679d92ed 2053 [STAC_D965_5ST_NO_FP] = "5stack-no-fp",
8e9068b1
MR
2054 [STAC_DELL_3ST] = "dell-3stack",
2055 [STAC_DELL_BIOS] = "dell-bios",
54930531 2056 [STAC_927X_VOLKNOB] = "volknob",
f5fcc13c
TI
2057};
2058
2059static struct snd_pci_quirk stac927x_cfg_tbl[] = {
2060 /* SigmaTel reference board */
2061 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
2062 "DFI LanParty", STAC_D965_REF),
577aa2c1
MR
2063 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101,
2064 "DFI LanParty", STAC_D965_REF),
81d3dbde 2065 /* Intel 946 based systems */
f5fcc13c
TI
2066 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x3d01, "Intel D946", STAC_D965_3ST),
2067 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0xa301, "Intel D946", STAC_D965_3ST),
93ed1503 2068 /* 965 based 3 stack systems */
dea0a509
TI
2069 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_INTEL, 0xff00, 0x2100,
2070 "Intel D965", STAC_D965_3ST),
2071 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_INTEL, 0xff00, 0x2000,
2072 "Intel D965", STAC_D965_3ST),
4ff076e5 2073 /* Dell 3 stack systems */
8e9068b1 2074 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f7, "Dell XPS M1730", STAC_DELL_3ST),
dfe495d0 2075 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01dd, "Dell Dimension E520", STAC_DELL_3ST),
4ff076e5
TD
2076 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ed, "Dell ", STAC_DELL_3ST),
2077 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f4, "Dell ", STAC_DELL_3ST),
8e9068b1 2078 /* Dell 3 stack systems with verb table in BIOS */
2f32d909
MR
2079 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f3, "Dell Inspiron 1420", STAC_DELL_BIOS),
2080 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0227, "Dell Vostro 1400 ", STAC_DELL_BIOS),
8e9068b1 2081 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x022e, "Dell ", STAC_DELL_BIOS),
84d3dc20 2082 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x022f, "Dell Inspiron 1525", STAC_DELL_BIOS),
8e9068b1
MR
2083 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0242, "Dell ", STAC_DELL_BIOS),
2084 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0243, "Dell ", STAC_DELL_BIOS),
2085 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x02ff, "Dell ", STAC_DELL_BIOS),
2086 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0209, "Dell XPS 1330", STAC_DELL_BIOS),
93ed1503 2087 /* 965 based 5 stack systems */
dea0a509
TI
2088 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_INTEL, 0xff00, 0x2300,
2089 "Intel D965", STAC_D965_5ST),
2090 SND_PCI_QUIRK_MASK(PCI_VENDOR_ID_INTEL, 0xff00, 0x2500,
2091 "Intel D965", STAC_D965_5ST),
54930531
TI
2092 /* volume-knob fixes */
2093 SND_PCI_QUIRK_VENDOR(0x10cf, "FSC", STAC_927X_VOLKNOB),
3cc08dc6
MP
2094 {} /* terminator */
2095};
2096
f3302a59
MP
2097static unsigned int ref9205_pin_configs[12] = {
2098 0x40000100, 0x40000100, 0x01016011, 0x01014010,
09a99959 2099 0x01813122, 0x01a19021, 0x01019020, 0x40000100,
8b65727b 2100 0x90a000f0, 0x90a000f0, 0x01441030, 0x01c41030
f3302a59
MP
2101};
2102
dfe495d0
TI
2103/*
2104 STAC 9205 pin configs for
2105 102801F1
2106 102801F2
2107 102801FC
2108 102801FD
2109 10280204
2110 1028021F
3fa2ef74 2111 10280228 (Dell Vostro 1500)
95e70e87 2112 10280229 (Dell Vostro 1700)
dfe495d0
TI
2113*/
2114static unsigned int dell_9205_m42_pin_configs[12] = {
2115 0x0321101F, 0x03A11020, 0x400003FA, 0x90170310,
2116 0x400003FB, 0x400003FC, 0x400003FD, 0x40F000F9,
2117 0x90A60330, 0x400003FF, 0x0144131F, 0x40C003FE,
2118};
2119
2120/*
2121 STAC 9205 pin configs for
2122 102801F9
2123 102801FA
2124 102801FE
2125 102801FF (Dell Precision M4300)
2126 10280206
2127 10280200
2128 10280201
2129*/
2130static unsigned int dell_9205_m43_pin_configs[12] = {
ae0a8ed8
TD
2131 0x0321101f, 0x03a11020, 0x90a70330, 0x90170310,
2132 0x400000fe, 0x400000ff, 0x400000fd, 0x40f000f9,
2133 0x400000fa, 0x400000fc, 0x0144131f, 0x40c003f8,
2134};
2135
dfe495d0 2136static unsigned int dell_9205_m44_pin_configs[12] = {
ae0a8ed8
TD
2137 0x0421101f, 0x04a11020, 0x400003fa, 0x90170310,
2138 0x400003fb, 0x400003fc, 0x400003fd, 0x400003f9,
2139 0x90a60330, 0x400003ff, 0x01441340, 0x40c003fe,
2140};
2141
f5fcc13c 2142static unsigned int *stac9205_brd_tbl[STAC_9205_MODELS] = {
ae0a8ed8 2143 [STAC_9205_REF] = ref9205_pin_configs,
dfe495d0
TI
2144 [STAC_9205_DELL_M42] = dell_9205_m42_pin_configs,
2145 [STAC_9205_DELL_M43] = dell_9205_m43_pin_configs,
2146 [STAC_9205_DELL_M44] = dell_9205_m44_pin_configs,
d9a4268e 2147 [STAC_9205_EAPD] = NULL,
f3302a59
MP
2148};
2149
f5fcc13c 2150static const char *stac9205_models[STAC_9205_MODELS] = {
1607b8ea 2151 [STAC_9205_AUTO] = "auto",
f5fcc13c 2152 [STAC_9205_REF] = "ref",
dfe495d0 2153 [STAC_9205_DELL_M42] = "dell-m42",
ae0a8ed8
TD
2154 [STAC_9205_DELL_M43] = "dell-m43",
2155 [STAC_9205_DELL_M44] = "dell-m44",
d9a4268e 2156 [STAC_9205_EAPD] = "eapd",
f5fcc13c
TI
2157};
2158
2159static struct snd_pci_quirk stac9205_cfg_tbl[] = {
2160 /* SigmaTel reference board */
2161 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0x2668,
2162 "DFI LanParty", STAC_9205_REF),
02358fcf
HRK
2163 SND_PCI_QUIRK(PCI_VENDOR_ID_INTEL, 0xfb30,
2164 "SigmaTel", STAC_9205_REF),
577aa2c1
MR
2165 SND_PCI_QUIRK(PCI_VENDOR_ID_DFI, 0x3101,
2166 "DFI LanParty", STAC_9205_REF),
d9a4268e 2167 /* Dell */
dfe495d0
TI
2168 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f1,
2169 "unknown Dell", STAC_9205_DELL_M42),
2170 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f2,
2171 "unknown Dell", STAC_9205_DELL_M42),
ae0a8ed8 2172 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f8,
b44ef2f1 2173 "Dell Precision", STAC_9205_DELL_M43),
ae0a8ed8
TD
2174 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01f9,
2175 "Dell Precision", STAC_9205_DELL_M43),
2176 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01fa,
2177 "Dell Precision", STAC_9205_DELL_M43),
dfe495d0
TI
2178 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01fc,
2179 "unknown Dell", STAC_9205_DELL_M42),
2180 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01fd,
2181 "unknown Dell", STAC_9205_DELL_M42),
ae0a8ed8
TD
2182 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01fe,
2183 "Dell Precision", STAC_9205_DELL_M43),
2184 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x01ff,
dfe495d0 2185 "Dell Precision M4300", STAC_9205_DELL_M43),
dfe495d0
TI
2186 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0204,
2187 "unknown Dell", STAC_9205_DELL_M42),
4549915c
TI
2188 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0206,
2189 "Dell Precision", STAC_9205_DELL_M43),
2190 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x021b,
2191 "Dell Precision", STAC_9205_DELL_M43),
2192 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x021c,
2193 "Dell Precision", STAC_9205_DELL_M43),
ae0a8ed8
TD
2194 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x021f,
2195 "Dell Inspiron", STAC_9205_DELL_M44),
3fa2ef74
MR
2196 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0228,
2197 "Dell Vostro 1500", STAC_9205_DELL_M42),
95e70e87
AA
2198 SND_PCI_QUIRK(PCI_VENDOR_ID_DELL, 0x0229,
2199 "Dell Vostro 1700", STAC_9205_DELL_M42),
d9a4268e 2200 /* Gateway */
42b95f0c 2201 SND_PCI_QUIRK(0x107b, 0x0560, "Gateway T6834c", STAC_9205_EAPD),
d9a4268e 2202 SND_PCI_QUIRK(0x107b, 0x0565, "Gateway T1616", STAC_9205_EAPD),
f3302a59
MP
2203 {} /* terminator */
2204};
2205
330ee995
TI
2206static void stac92xx_set_config_regs(struct hda_codec *codec,
2207 unsigned int *pincfgs)
11b44bbd
RF
2208{
2209 int i;
2210 struct sigmatel_spec *spec = codec->spec;
11b44bbd 2211
330ee995
TI
2212 if (!pincfgs)
2213 return;
11b44bbd 2214
87d48363 2215 for (i = 0; i < spec->num_pins; i++)
330ee995
TI
2216 if (spec->pin_nids[i] && pincfgs[i])
2217 snd_hda_codec_set_pincfg(codec, spec->pin_nids[i],
2218 pincfgs[i]);
af9f341a
TI
2219}
2220
dabbed6f 2221/*
c7d4b2fa 2222 * Analog playback callbacks
dabbed6f 2223 */
c7d4b2fa
M
2224static int stac92xx_playback_pcm_open(struct hda_pcm_stream *hinfo,
2225 struct hda_codec *codec,
c8b6bf9b 2226 struct snd_pcm_substream *substream)
2f2f4251 2227{
dabbed6f 2228 struct sigmatel_spec *spec = codec->spec;
8daaaa97
MR
2229 if (spec->stream_delay)
2230 msleep(spec->stream_delay);
9a08160b
TI
2231 return snd_hda_multi_out_analog_open(codec, &spec->multiout, substream,
2232 hinfo);
2f2f4251
M
2233}
2234
2f2f4251
M
2235static int stac92xx_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
2236 struct hda_codec *codec,
2237 unsigned int stream_tag,
2238 unsigned int format,
c8b6bf9b 2239 struct snd_pcm_substream *substream)
2f2f4251
M
2240{
2241 struct sigmatel_spec *spec = codec->spec;
403d1944 2242 return snd_hda_multi_out_analog_prepare(codec, &spec->multiout, stream_tag, format, substream);
2f2f4251
M
2243}
2244
2245static int stac92xx_playback_pcm_cleanup(struct hda_pcm_stream *hinfo,
2246 struct hda_codec *codec,
c8b6bf9b 2247 struct snd_pcm_substream *substream)
2f2f4251
M
2248{
2249 struct sigmatel_spec *spec = codec->spec;
2250 return snd_hda_multi_out_analog_cleanup(codec, &spec->multiout);
2251}
2252
dabbed6f
M
2253/*
2254 * Digital playback callbacks
2255 */
2256static int stac92xx_dig_playback_pcm_open(struct hda_pcm_stream *hinfo,
2257 struct hda_codec *codec,
c8b6bf9b 2258 struct snd_pcm_substream *substream)
dabbed6f
M
2259{
2260 struct sigmatel_spec *spec = codec->spec;
2261 return snd_hda_multi_out_dig_open(codec, &spec->multiout);
2262}
2263
2264static int stac92xx_dig_playback_pcm_close(struct hda_pcm_stream *hinfo,
2265 struct hda_codec *codec,
c8b6bf9b 2266 struct snd_pcm_substream *substream)
dabbed6f
M
2267{
2268 struct sigmatel_spec *spec = codec->spec;
2269 return snd_hda_multi_out_dig_close(codec, &spec->multiout);
2270}
2271
6b97eb45
TI
2272static int stac92xx_dig_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
2273 struct hda_codec *codec,
2274 unsigned int stream_tag,
2275 unsigned int format,
2276 struct snd_pcm_substream *substream)
2277{
2278 struct sigmatel_spec *spec = codec->spec;
2279 return snd_hda_multi_out_dig_prepare(codec, &spec->multiout,
2280 stream_tag, format, substream);
2281}
2282
9411e21c
TI
2283static int stac92xx_dig_playback_pcm_cleanup(struct hda_pcm_stream *hinfo,
2284 struct hda_codec *codec,
2285 struct snd_pcm_substream *substream)
2286{
2287 struct sigmatel_spec *spec = codec->spec;
2288 return snd_hda_multi_out_dig_cleanup(codec, &spec->multiout);
2289}
2290
dabbed6f 2291
2f2f4251
M
2292/*
2293 * Analog capture callbacks
2294 */
2295static int stac92xx_capture_pcm_prepare(struct hda_pcm_stream *hinfo,
2296 struct hda_codec *codec,
2297 unsigned int stream_tag,
2298 unsigned int format,
c8b6bf9b 2299 struct snd_pcm_substream *substream)
2f2f4251
M
2300{
2301 struct sigmatel_spec *spec = codec->spec;
8daaaa97 2302 hda_nid_t nid = spec->adc_nids[substream->number];
2f2f4251 2303
8daaaa97
MR
2304 if (spec->powerdown_adcs) {
2305 msleep(40);
8c2f767b 2306 snd_hda_codec_write(codec, nid, 0,
8daaaa97
MR
2307 AC_VERB_SET_POWER_STATE, AC_PWRST_D0);
2308 }
2309 snd_hda_codec_setup_stream(codec, nid, stream_tag, 0, format);
2f2f4251
M
2310 return 0;
2311}
2312
2313static int stac92xx_capture_pcm_cleanup(struct hda_pcm_stream *hinfo,
2314 struct hda_codec *codec,
c8b6bf9b 2315 struct snd_pcm_substream *substream)
2f2f4251
M
2316{
2317 struct sigmatel_spec *spec = codec->spec;
8daaaa97 2318 hda_nid_t nid = spec->adc_nids[substream->number];
2f2f4251 2319
8daaaa97
MR
2320 snd_hda_codec_cleanup_stream(codec, nid);
2321 if (spec->powerdown_adcs)
8c2f767b 2322 snd_hda_codec_write(codec, nid, 0,
8daaaa97 2323 AC_VERB_SET_POWER_STATE, AC_PWRST_D3);
2f2f4251
M
2324 return 0;
2325}
2326
dabbed6f
M
2327static struct hda_pcm_stream stac92xx_pcm_digital_playback = {
2328 .substreams = 1,
2329 .channels_min = 2,
2330 .channels_max = 2,
2331 /* NID is set in stac92xx_build_pcms */
2332 .ops = {
2333 .open = stac92xx_dig_playback_pcm_open,
6b97eb45 2334 .close = stac92xx_dig_playback_pcm_close,
9411e21c
TI
2335 .prepare = stac92xx_dig_playback_pcm_prepare,
2336 .cleanup = stac92xx_dig_playback_pcm_cleanup
dabbed6f
M
2337 },
2338};
2339
2340static struct hda_pcm_stream stac92xx_pcm_digital_capture = {
2341 .substreams = 1,
2342 .channels_min = 2,
2343 .channels_max = 2,
2344 /* NID is set in stac92xx_build_pcms */
2345};
2346
2f2f4251
M
2347static struct hda_pcm_stream stac92xx_pcm_analog_playback = {
2348 .substreams = 1,
2349 .channels_min = 2,
c7d4b2fa 2350 .channels_max = 8,
2f2f4251
M
2351 .nid = 0x02, /* NID to query formats and rates */
2352 .ops = {
2353 .open = stac92xx_playback_pcm_open,
2354 .prepare = stac92xx_playback_pcm_prepare,
2355 .cleanup = stac92xx_playback_pcm_cleanup
2356 },
2357};
2358
3cc08dc6
MP
2359static struct hda_pcm_stream stac92xx_pcm_analog_alt_playback = {
2360 .substreams = 1,
2361 .channels_min = 2,
2362 .channels_max = 2,
2363 .nid = 0x06, /* NID to query formats and rates */
2364 .ops = {
2365 .open = stac92xx_playback_pcm_open,
2366 .prepare = stac92xx_playback_pcm_prepare,
2367 .cleanup = stac92xx_playback_pcm_cleanup
2368 },
2369};
2370
2f2f4251 2371static struct hda_pcm_stream stac92xx_pcm_analog_capture = {
2f2f4251
M
2372 .channels_min = 2,
2373 .channels_max = 2,
9e05b7a3 2374 /* NID + .substreams is set in stac92xx_build_pcms */
2f2f4251
M
2375 .ops = {
2376 .prepare = stac92xx_capture_pcm_prepare,
2377 .cleanup = stac92xx_capture_pcm_cleanup
2378 },
2379};
2380
2381static int stac92xx_build_pcms(struct hda_codec *codec)
2382{
2383 struct sigmatel_spec *spec = codec->spec;
2384 struct hda_pcm *info = spec->pcm_rec;
2385
2386 codec->num_pcms = 1;
2387 codec->pcm_info = info;
2388
c7d4b2fa 2389 info->name = "STAC92xx Analog";
2f2f4251 2390 info->stream[SNDRV_PCM_STREAM_PLAYBACK] = stac92xx_pcm_analog_playback;
00a602db
TI
2391 info->stream[SNDRV_PCM_STREAM_PLAYBACK].nid =
2392 spec->multiout.dac_nids[0];
2f2f4251 2393 info->stream[SNDRV_PCM_STREAM_CAPTURE] = stac92xx_pcm_analog_capture;
3cc08dc6 2394 info->stream[SNDRV_PCM_STREAM_CAPTURE].nid = spec->adc_nids[0];
9e05b7a3 2395 info->stream[SNDRV_PCM_STREAM_CAPTURE].substreams = spec->num_adcs;
3cc08dc6
MP
2396
2397 if (spec->alt_switch) {
2398 codec->num_pcms++;
2399 info++;
2400 info->name = "STAC92xx Analog Alt";
2401 info->stream[SNDRV_PCM_STREAM_PLAYBACK] = stac92xx_pcm_analog_alt_playback;
2402 }
2f2f4251 2403
dabbed6f
M
2404 if (spec->multiout.dig_out_nid || spec->dig_in_nid) {
2405 codec->num_pcms++;
2406 info++;
2407 info->name = "STAC92xx Digital";
0852d7a6 2408 info->pcm_type = spec->autocfg.dig_out_type[0];
dabbed6f
M
2409 if (spec->multiout.dig_out_nid) {
2410 info->stream[SNDRV_PCM_STREAM_PLAYBACK] = stac92xx_pcm_digital_playback;
2411 info->stream[SNDRV_PCM_STREAM_PLAYBACK].nid = spec->multiout.dig_out_nid;
2412 }
2413 if (spec->dig_in_nid) {
2414 info->stream[SNDRV_PCM_STREAM_CAPTURE] = stac92xx_pcm_digital_capture;
2415 info->stream[SNDRV_PCM_STREAM_CAPTURE].nid = spec->dig_in_nid;
2416 }
2417 }
2418
2f2f4251
M
2419 return 0;
2420}
2421
7c922de7
NL
2422static unsigned int stac92xx_get_default_vref(struct hda_codec *codec,
2423 hda_nid_t nid)
c960a03b 2424{
1327a32b 2425 unsigned int pincap = snd_hda_query_pin_caps(codec, nid);
c960a03b
TI
2426 pincap = (pincap & AC_PINCAP_VREF) >> AC_PINCAP_VREF_SHIFT;
2427 if (pincap & AC_PINCAP_VREF_100)
2428 return AC_PINCTL_VREF_100;
2429 if (pincap & AC_PINCAP_VREF_80)
2430 return AC_PINCTL_VREF_80;
2431 if (pincap & AC_PINCAP_VREF_50)
2432 return AC_PINCTL_VREF_50;
2433 if (pincap & AC_PINCAP_VREF_GRD)
2434 return AC_PINCTL_VREF_GRD;
2435 return 0;
2436}
2437
403d1944
MP
2438static void stac92xx_auto_set_pinctl(struct hda_codec *codec, hda_nid_t nid, int pin_type)
2439
2440{
82beb8fd
TI
2441 snd_hda_codec_write_cache(codec, nid, 0,
2442 AC_VERB_SET_PIN_WIDGET_CONTROL, pin_type);
403d1944
MP
2443}
2444
7c2ba97b
MR
2445#define stac92xx_hp_switch_info snd_ctl_boolean_mono_info
2446
2447static int stac92xx_hp_switch_get(struct snd_kcontrol *kcontrol,
2448 struct snd_ctl_elem_value *ucontrol)
2449{
2450 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2451 struct sigmatel_spec *spec = codec->spec;
2452
d7a89436 2453 ucontrol->value.integer.value[0] = !!spec->hp_switch;
7c2ba97b
MR
2454 return 0;
2455}
2456
62558ce1 2457static void stac_issue_unsol_event(struct hda_codec *codec, hda_nid_t nid);
c6e4c666 2458
7c2ba97b
MR
2459static int stac92xx_hp_switch_put(struct snd_kcontrol *kcontrol,
2460 struct snd_ctl_elem_value *ucontrol)
2461{
2462 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2463 struct sigmatel_spec *spec = codec->spec;
d7a89436
TI
2464 int nid = kcontrol->private_value;
2465
2466 spec->hp_switch = ucontrol->value.integer.value[0] ? nid : 0;
7c2ba97b
MR
2467
2468 /* check to be sure that the ports are upto date with
2469 * switch changes
2470 */
62558ce1 2471 stac_issue_unsol_event(codec, nid);
7c2ba97b
MR
2472
2473 return 1;
2474}
2475
7c922de7
NL
2476static int stac92xx_dc_bias_info(struct snd_kcontrol *kcontrol,
2477 struct snd_ctl_elem_info *uinfo)
2478{
2479 int i;
2480 static char *texts[] = {
2481 "Mic In", "Line In", "Line Out"
2482 };
2483
2484 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2485 struct sigmatel_spec *spec = codec->spec;
2486 hda_nid_t nid = kcontrol->private_value;
2487
2488 if (nid == spec->mic_switch || nid == spec->line_switch)
2489 i = 3;
2490 else
2491 i = 2;
2492
2493 uinfo->type = SNDRV_CTL_ELEM_TYPE_ENUMERATED;
2494 uinfo->value.enumerated.items = i;
2495 uinfo->count = 1;
2496 if (uinfo->value.enumerated.item >= i)
2497 uinfo->value.enumerated.item = i-1;
2498 strcpy(uinfo->value.enumerated.name,
2499 texts[uinfo->value.enumerated.item]);
2500
2501 return 0;
2502}
2503
2504static int stac92xx_dc_bias_get(struct snd_kcontrol *kcontrol,
2505 struct snd_ctl_elem_value *ucontrol)
2506{
2507 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2508 hda_nid_t nid = kcontrol->private_value;
2509 unsigned int vref = stac92xx_vref_get(codec, nid);
2510
2511 if (vref == stac92xx_get_default_vref(codec, nid))
2512 ucontrol->value.enumerated.item[0] = 0;
2513 else if (vref == AC_PINCTL_VREF_GRD)
2514 ucontrol->value.enumerated.item[0] = 1;
2515 else if (vref == AC_PINCTL_VREF_HIZ)
2516 ucontrol->value.enumerated.item[0] = 2;
2517
2518 return 0;
2519}
2520
2521static int stac92xx_dc_bias_put(struct snd_kcontrol *kcontrol,
2522 struct snd_ctl_elem_value *ucontrol)
2523{
2524 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2525 unsigned int new_vref = 0;
b8621516 2526 int error;
7c922de7
NL
2527 hda_nid_t nid = kcontrol->private_value;
2528
2529 if (ucontrol->value.enumerated.item[0] == 0)
2530 new_vref = stac92xx_get_default_vref(codec, nid);
2531 else if (ucontrol->value.enumerated.item[0] == 1)
2532 new_vref = AC_PINCTL_VREF_GRD;
2533 else if (ucontrol->value.enumerated.item[0] == 2)
2534 new_vref = AC_PINCTL_VREF_HIZ;
2535 else
2536 return 0;
2537
2538 if (new_vref != stac92xx_vref_get(codec, nid)) {
2539 error = stac92xx_vref_set(codec, nid, new_vref);
2540 return error;
2541 }
2542
2543 return 0;
2544}
2545
2546static int stac92xx_io_switch_info(struct snd_kcontrol *kcontrol,
2547 struct snd_ctl_elem_info *uinfo)
2548{
2549 static char *texts[2];
2550 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2551 struct sigmatel_spec *spec = codec->spec;
2552
2553 if (kcontrol->private_value == spec->line_switch)
2554 texts[0] = "Line In";
2555 else
2556 texts[0] = "Mic In";
2557 texts[1] = "Line Out";
2558 uinfo->type = SNDRV_CTL_ELEM_TYPE_ENUMERATED;
2559 uinfo->value.enumerated.items = 2;
2560 uinfo->count = 1;
2561
2562 if (uinfo->value.enumerated.item >= 2)
2563 uinfo->value.enumerated.item = 1;
2564 strcpy(uinfo->value.enumerated.name,
2565 texts[uinfo->value.enumerated.item]);
2566
2567 return 0;
2568}
403d1944
MP
2569
2570static int stac92xx_io_switch_get(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2571{
2572 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2573 struct sigmatel_spec *spec = codec->spec;
7c922de7
NL
2574 hda_nid_t nid = kcontrol->private_value;
2575 int io_idx = (nid == spec->mic_switch) ? 1 : 0;
403d1944 2576
7c922de7 2577 ucontrol->value.enumerated.item[0] = spec->io_switch[io_idx];
403d1944
MP
2578 return 0;
2579}
2580
2581static int stac92xx_io_switch_put(struct snd_kcontrol *kcontrol, struct snd_ctl_elem_value *ucontrol)
2582{
2583 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2584 struct sigmatel_spec *spec = codec->spec;
7c922de7
NL
2585 hda_nid_t nid = kcontrol->private_value;
2586 int io_idx = (nid == spec->mic_switch) ? 1 : 0;
2587 unsigned short val = !!ucontrol->value.enumerated.item[0];
403d1944
MP
2588
2589 spec->io_switch[io_idx] = val;
2590
2591 if (val)
2592 stac92xx_auto_set_pinctl(codec, nid, AC_PINCTL_OUT_EN);
c960a03b
TI
2593 else {
2594 unsigned int pinctl = AC_PINCTL_IN_EN;
2595 if (io_idx) /* set VREF for mic */
7c922de7 2596 pinctl |= stac92xx_get_default_vref(codec, nid);
c960a03b
TI
2597 stac92xx_auto_set_pinctl(codec, nid, pinctl);
2598 }
40c1d308
JZ
2599
2600 /* check the auto-mute again: we need to mute/unmute the speaker
2601 * appropriately according to the pin direction
2602 */
2603 if (spec->hp_detect)
62558ce1 2604 stac_issue_unsol_event(codec, nid);
40c1d308 2605
403d1944
MP
2606 return 1;
2607}
2608
0fb87bb4
ML
2609#define stac92xx_clfe_switch_info snd_ctl_boolean_mono_info
2610
2611static int stac92xx_clfe_switch_get(struct snd_kcontrol *kcontrol,
2612 struct snd_ctl_elem_value *ucontrol)
2613{
2614 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2615 struct sigmatel_spec *spec = codec->spec;
2616
2617 ucontrol->value.integer.value[0] = spec->clfe_swap;
2618 return 0;
2619}
2620
2621static int stac92xx_clfe_switch_put(struct snd_kcontrol *kcontrol,
2622 struct snd_ctl_elem_value *ucontrol)
2623{
2624 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
2625 struct sigmatel_spec *spec = codec->spec;
2626 hda_nid_t nid = kcontrol->private_value & 0xff;
68ea7b2f 2627 unsigned int val = !!ucontrol->value.integer.value[0];
0fb87bb4 2628
68ea7b2f 2629 if (spec->clfe_swap == val)
0fb87bb4
ML
2630 return 0;
2631
68ea7b2f 2632 spec->clfe_swap = val;
0fb87bb4
ML
2633
2634 snd_hda_codec_write_cache(codec, nid, 0, AC_VERB_SET_EAPD_BTLENABLE,
2635 spec->clfe_swap ? 0x4 : 0x0);
2636
2637 return 1;
2638}
2639
7c2ba97b
MR
2640#define STAC_CODEC_HP_SWITCH(xname) \
2641 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
2642 .name = xname, \
2643 .index = 0, \
2644 .info = stac92xx_hp_switch_info, \
2645 .get = stac92xx_hp_switch_get, \
2646 .put = stac92xx_hp_switch_put, \
2647 }
2648
403d1944
MP
2649#define STAC_CODEC_IO_SWITCH(xname, xpval) \
2650 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
2651 .name = xname, \
2652 .index = 0, \
2653 .info = stac92xx_io_switch_info, \
2654 .get = stac92xx_io_switch_get, \
2655 .put = stac92xx_io_switch_put, \
2656 .private_value = xpval, \
2657 }
2658
0fb87bb4
ML
2659#define STAC_CODEC_CLFE_SWITCH(xname, xpval) \
2660 { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, \
2661 .name = xname, \
2662 .index = 0, \
2663 .info = stac92xx_clfe_switch_info, \
2664 .get = stac92xx_clfe_switch_get, \
2665 .put = stac92xx_clfe_switch_put, \
2666 .private_value = xpval, \
2667 }
403d1944 2668
c7d4b2fa
M
2669enum {
2670 STAC_CTL_WIDGET_VOL,
2671 STAC_CTL_WIDGET_MUTE,
123c07ae 2672 STAC_CTL_WIDGET_MUTE_BEEP,
09a99959 2673 STAC_CTL_WIDGET_MONO_MUX,
7c2ba97b 2674 STAC_CTL_WIDGET_HP_SWITCH,
403d1944 2675 STAC_CTL_WIDGET_IO_SWITCH,
2fc99890
NL
2676 STAC_CTL_WIDGET_CLFE_SWITCH,
2677 STAC_CTL_WIDGET_DC_BIAS
c7d4b2fa
M
2678};
2679
c8b6bf9b 2680static struct snd_kcontrol_new stac92xx_control_templates[] = {
c7d4b2fa
M
2681 HDA_CODEC_VOLUME(NULL, 0, 0, 0),
2682 HDA_CODEC_MUTE(NULL, 0, 0, 0),
123c07ae 2683 HDA_CODEC_MUTE_BEEP(NULL, 0, 0, 0),
09a99959 2684 STAC_MONO_MUX,
7c2ba97b 2685 STAC_CODEC_HP_SWITCH(NULL),
403d1944 2686 STAC_CODEC_IO_SWITCH(NULL, 0),
0fb87bb4 2687 STAC_CODEC_CLFE_SWITCH(NULL, 0),
2fc99890 2688 DC_BIAS(NULL, 0, 0),
c7d4b2fa
M
2689};
2690
2691/* add dynamic controls */
e3c75964
TI
2692static struct snd_kcontrol_new *
2693stac_control_new(struct sigmatel_spec *spec,
2694 struct snd_kcontrol_new *ktemp,
4d02d1b6 2695 const char *name,
5e26dfd0 2696 unsigned int subdev)
c7d4b2fa 2697{
c8b6bf9b 2698 struct snd_kcontrol_new *knew;
c7d4b2fa 2699
603c4019
TI
2700 snd_array_init(&spec->kctls, sizeof(*knew), 32);
2701 knew = snd_array_new(&spec->kctls);
2702 if (!knew)
e3c75964 2703 return NULL;
4d4e9bb3 2704 *knew = *ktemp;
82fe0c58 2705 knew->name = kstrdup(name, GFP_KERNEL);
e3c75964
TI
2706 if (!knew->name) {
2707 /* roolback */
2708 memset(knew, 0, sizeof(*knew));
2709 spec->kctls.alloced--;
2710 return NULL;
2711 }
5e26dfd0 2712 knew->subdevice = subdev;
e3c75964
TI
2713 return knew;
2714}
2715
2716static int stac92xx_add_control_temp(struct sigmatel_spec *spec,
2717 struct snd_kcontrol_new *ktemp,
2718 int idx, const char *name,
2719 unsigned long val)
2720{
4d02d1b6 2721 struct snd_kcontrol_new *knew = stac_control_new(spec, ktemp, name,
5e26dfd0 2722 HDA_SUBDEV_AMP_FLAG);
e3c75964 2723 if (!knew)
c7d4b2fa 2724 return -ENOMEM;
e3c75964 2725 knew->index = idx;
c7d4b2fa 2726 knew->private_value = val;
c7d4b2fa
M
2727 return 0;
2728}
2729
4d4e9bb3
TI
2730static inline int stac92xx_add_control_idx(struct sigmatel_spec *spec,
2731 int type, int idx, const char *name,
2732 unsigned long val)
2733{
2734 return stac92xx_add_control_temp(spec,
2735 &stac92xx_control_templates[type],
2736 idx, name, val);
2737}
2738
4682eee0
MR
2739
2740/* add dynamic controls */
4d4e9bb3
TI
2741static inline int stac92xx_add_control(struct sigmatel_spec *spec, int type,
2742 const char *name, unsigned long val)
4682eee0
MR
2743{
2744 return stac92xx_add_control_idx(spec, type, 0, name, val);
2745}
2746
e3c75964
TI
2747static struct snd_kcontrol_new stac_input_src_temp = {
2748 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
2749 .name = "Input Source",
2750 .info = stac92xx_mux_enum_info,
2751 .get = stac92xx_mux_enum_get,
2752 .put = stac92xx_mux_enum_put,
2753};
2754
7c922de7
NL
2755static inline int stac92xx_add_jack_mode_control(struct hda_codec *codec,
2756 hda_nid_t nid, int idx)
2757{
2758 int def_conf = snd_hda_codec_get_pincfg(codec, nid);
2759 int control = 0;
2760 struct sigmatel_spec *spec = codec->spec;
2761 char name[22];
2762
2763 if (!((get_defcfg_connect(def_conf)) & AC_JACK_PORT_FIXED)) {
2764 if (stac92xx_get_default_vref(codec, nid) == AC_PINCTL_VREF_GRD
2765 && nid == spec->line_switch)
2766 control = STAC_CTL_WIDGET_IO_SWITCH;
2767 else if (snd_hda_query_pin_caps(codec, nid)
2768 & (AC_PINCAP_VREF_GRD << AC_PINCAP_VREF_SHIFT))
2769 control = STAC_CTL_WIDGET_DC_BIAS;
2770 else if (nid == spec->mic_switch)
2771 control = STAC_CTL_WIDGET_IO_SWITCH;
2772 }
2773
2774 if (control) {
2775 strcpy(name, auto_pin_cfg_labels[idx]);
2776 return stac92xx_add_control(codec->spec, control,
2777 strcat(name, " Jack Mode"), nid);
2778 }
2779
2780 return 0;
2781}
2782
e3c75964
TI
2783static int stac92xx_add_input_source(struct sigmatel_spec *spec)
2784{
2785 struct snd_kcontrol_new *knew;
2786 struct hda_input_mux *imux = &spec->private_imux;
2787
3d21d3f7
TI
2788 if (spec->auto_mic)
2789 return 0; /* no need for input source */
e3c75964
TI
2790 if (!spec->num_adcs || imux->num_items <= 1)
2791 return 0; /* no need for input source control */
2792 knew = stac_control_new(spec, &stac_input_src_temp,
4d02d1b6 2793 stac_input_src_temp.name, 0);
e3c75964
TI
2794 if (!knew)
2795 return -ENOMEM;
2796 knew->count = spec->num_adcs;
2797 return 0;
2798}
2799
c21ca4a8
TI
2800/* check whether the line-input can be used as line-out */
2801static hda_nid_t check_line_out_switch(struct hda_codec *codec)
403d1944
MP
2802{
2803 struct sigmatel_spec *spec = codec->spec;
c21ca4a8
TI
2804 struct auto_pin_cfg *cfg = &spec->autocfg;
2805 hda_nid_t nid;
2806 unsigned int pincap;
8e9068b1 2807
c21ca4a8
TI
2808 if (cfg->line_out_type != AUTO_PIN_LINE_OUT)
2809 return 0;
2810 nid = cfg->input_pins[AUTO_PIN_LINE];
1327a32b 2811 pincap = snd_hda_query_pin_caps(codec, nid);
c21ca4a8
TI
2812 if (pincap & AC_PINCAP_OUT)
2813 return nid;
2814 return 0;
2815}
403d1944 2816
c21ca4a8
TI
2817/* check whether the mic-input can be used as line-out */
2818static hda_nid_t check_mic_out_switch(struct hda_codec *codec)
2819{
2820 struct sigmatel_spec *spec = codec->spec;
2821 struct auto_pin_cfg *cfg = &spec->autocfg;
2822 unsigned int def_conf, pincap;
2823 unsigned int mic_pin;
2824
2825 if (cfg->line_out_type != AUTO_PIN_LINE_OUT)
2826 return 0;
2827 mic_pin = AUTO_PIN_MIC;
2828 for (;;) {
2829 hda_nid_t nid = cfg->input_pins[mic_pin];
330ee995 2830 def_conf = snd_hda_codec_get_pincfg(codec, nid);
c21ca4a8
TI
2831 /* some laptops have an internal analog microphone
2832 * which can't be used as a output */
2833 if (get_defcfg_connect(def_conf) != AC_JACK_PORT_FIXED) {
1327a32b 2834 pincap = snd_hda_query_pin_caps(codec, nid);
c21ca4a8
TI
2835 if (pincap & AC_PINCAP_OUT)
2836 return nid;
403d1944 2837 }
c21ca4a8
TI
2838 if (mic_pin == AUTO_PIN_MIC)
2839 mic_pin = AUTO_PIN_FRONT_MIC;
2840 else
2841 break;
403d1944 2842 }
403d1944
MP
2843 return 0;
2844}
2845
7b043899
SL
2846static int is_in_dac_nids(struct sigmatel_spec *spec, hda_nid_t nid)
2847{
2848 int i;
2849
2850 for (i = 0; i < spec->multiout.num_dacs; i++) {
2851 if (spec->multiout.dac_nids[i] == nid)
2852 return 1;
2853 }
2854
2855 return 0;
2856}
2857
c21ca4a8
TI
2858static int check_all_dac_nids(struct sigmatel_spec *spec, hda_nid_t nid)
2859{
2860 int i;
2861 if (is_in_dac_nids(spec, nid))
2862 return 1;
2863 for (i = 0; i < spec->autocfg.hp_outs; i++)
2864 if (spec->hp_dacs[i] == nid)
2865 return 1;
2866 for (i = 0; i < spec->autocfg.speaker_outs; i++)
2867 if (spec->speaker_dacs[i] == nid)
2868 return 1;
2869 return 0;
2870}
2871
2872static hda_nid_t get_unassigned_dac(struct hda_codec *codec, hda_nid_t nid)
2873{
2874 struct sigmatel_spec *spec = codec->spec;
2875 int j, conn_len;
2876 hda_nid_t conn[HDA_MAX_CONNECTIONS];
2877 unsigned int wcaps, wtype;
2878
2879 conn_len = snd_hda_get_connections(codec, nid, conn,
2880 HDA_MAX_CONNECTIONS);
36706005
CC
2881 /* 92HD88: trace back up the link of nids to find the DAC */
2882 while (conn_len == 1 && (get_wcaps_type(get_wcaps(codec, conn[0]))
2883 != AC_WID_AUD_OUT)) {
2884 nid = conn[0];
2885 conn_len = snd_hda_get_connections(codec, nid, conn,
2886 HDA_MAX_CONNECTIONS);
2887 }
c21ca4a8 2888 for (j = 0; j < conn_len; j++) {
14bafe32 2889 wcaps = get_wcaps(codec, conn[j]);
a22d543a 2890 wtype = get_wcaps_type(wcaps);
c21ca4a8
TI
2891 /* we check only analog outputs */
2892 if (wtype != AC_WID_AUD_OUT || (wcaps & AC_WCAP_DIGITAL))
2893 continue;
2894 /* if this route has a free DAC, assign it */
2895 if (!check_all_dac_nids(spec, conn[j])) {
2896 if (conn_len > 1) {
2897 /* select this DAC in the pin's input mux */
2898 snd_hda_codec_write_cache(codec, nid, 0,
2899 AC_VERB_SET_CONNECT_SEL, j);
2900 }
2901 return conn[j];
2902 }
2903 }
ee58a7ca
TI
2904 /* if all DACs are already assigned, connect to the primary DAC */
2905 if (conn_len > 1) {
2906 for (j = 0; j < conn_len; j++) {
2907 if (conn[j] == spec->multiout.dac_nids[0]) {
2908 snd_hda_codec_write_cache(codec, nid, 0,
2909 AC_VERB_SET_CONNECT_SEL, j);
2910 break;
2911 }
2912 }
2913 }
c21ca4a8
TI
2914 return 0;
2915}
2916
2917static int add_spec_dacs(struct sigmatel_spec *spec, hda_nid_t nid);
2918static int add_spec_extra_dacs(struct sigmatel_spec *spec, hda_nid_t nid);
2919
3cc08dc6 2920/*
7b043899
SL
2921 * Fill in the dac_nids table from the parsed pin configuration
2922 * This function only works when every pin in line_out_pins[]
2923 * contains atleast one DAC in its connection list. Some 92xx
2924 * codecs are not connected directly to a DAC, such as the 9200
2925 * and 9202/925x. For those, dac_nids[] must be hard-coded.
3cc08dc6 2926 */
c21ca4a8 2927static int stac92xx_auto_fill_dac_nids(struct hda_codec *codec)
c7d4b2fa
M
2928{
2929 struct sigmatel_spec *spec = codec->spec;
c21ca4a8
TI
2930 struct auto_pin_cfg *cfg = &spec->autocfg;
2931 int i;
2932 hda_nid_t nid, dac;
7b043899 2933
c7d4b2fa
M
2934 for (i = 0; i < cfg->line_outs; i++) {
2935 nid = cfg->line_out_pins[i];
c21ca4a8
TI
2936 dac = get_unassigned_dac(codec, nid);
2937 if (!dac) {
df802952
TI
2938 if (spec->multiout.num_dacs > 0) {
2939 /* we have already working output pins,
2940 * so let's drop the broken ones again
2941 */
2942 cfg->line_outs = spec->multiout.num_dacs;
2943 break;
2944 }
7b043899
SL
2945 /* error out, no available DAC found */
2946 snd_printk(KERN_ERR
2947 "%s: No available DAC for pin 0x%x\n",
2948 __func__, nid);
2949 return -ENODEV;
2950 }
c21ca4a8
TI
2951 add_spec_dacs(spec, dac);
2952 }
7b043899 2953
139e071b
TI
2954 for (i = 0; i < cfg->hp_outs; i++) {
2955 nid = cfg->hp_pins[i];
2956 dac = get_unassigned_dac(codec, nid);
2957 if (dac) {
2958 if (!spec->multiout.hp_nid)
2959 spec->multiout.hp_nid = dac;
2960 else
2961 add_spec_extra_dacs(spec, dac);
2962 }
2963 spec->hp_dacs[i] = dac;
2964 }
2965
2966 for (i = 0; i < cfg->speaker_outs; i++) {
2967 nid = cfg->speaker_pins[i];
2968 dac = get_unassigned_dac(codec, nid);
2969 if (dac)
2970 add_spec_extra_dacs(spec, dac);
2971 spec->speaker_dacs[i] = dac;
2972 }
2973
c21ca4a8
TI
2974 /* add line-in as output */
2975 nid = check_line_out_switch(codec);
2976 if (nid) {
2977 dac = get_unassigned_dac(codec, nid);
2978 if (dac) {
2979 snd_printdd("STAC: Add line-in 0x%x as output %d\n",
2980 nid, cfg->line_outs);
2981 cfg->line_out_pins[cfg->line_outs] = nid;
2982 cfg->line_outs++;
2983 spec->line_switch = nid;
2984 add_spec_dacs(spec, dac);
2985 }
2986 }
2987 /* add mic as output */
2988 nid = check_mic_out_switch(codec);
2989 if (nid) {
2990 dac = get_unassigned_dac(codec, nid);
2991 if (dac) {
2992 snd_printdd("STAC: Add mic-in 0x%x as output %d\n",
2993 nid, cfg->line_outs);
2994 cfg->line_out_pins[cfg->line_outs] = nid;
2995 cfg->line_outs++;
2996 spec->mic_switch = nid;
2997 add_spec_dacs(spec, dac);
2998 }
2999 }
c7d4b2fa 3000
c21ca4a8 3001 snd_printd("stac92xx: dac_nids=%d (0x%x/0x%x/0x%x/0x%x/0x%x)\n",
7b043899
SL
3002 spec->multiout.num_dacs,
3003 spec->multiout.dac_nids[0],
3004 spec->multiout.dac_nids[1],
3005 spec->multiout.dac_nids[2],
3006 spec->multiout.dac_nids[3],
3007 spec->multiout.dac_nids[4]);
c21ca4a8 3008
c7d4b2fa
M
3009 return 0;
3010}
3011
eb06ed8f 3012/* create volume control/switch for the given prefx type */
668b9652
TI
3013static int create_controls_idx(struct hda_codec *codec, const char *pfx,
3014 int idx, hda_nid_t nid, int chs)
eb06ed8f 3015{
7c7767eb 3016 struct sigmatel_spec *spec = codec->spec;
eb06ed8f
TI
3017 char name[32];
3018 int err;
3019
7c7767eb
TI
3020 if (!spec->check_volume_offset) {
3021 unsigned int caps, step, nums, db_scale;
3022 caps = query_amp_caps(codec, nid, HDA_OUTPUT);
3023 step = (caps & AC_AMPCAP_STEP_SIZE) >>
3024 AC_AMPCAP_STEP_SIZE_SHIFT;
3025 step = (step + 1) * 25; /* in .01dB unit */
3026 nums = (caps & AC_AMPCAP_NUM_STEPS) >>
3027 AC_AMPCAP_NUM_STEPS_SHIFT;
3028 db_scale = nums * step;
3029 /* if dB scale is over -64dB, and finer enough,
3030 * let's reduce it to half
3031 */
3032 if (db_scale > 6400 && nums >= 0x1f)
3033 spec->volume_offset = nums / 2;
3034 spec->check_volume_offset = 1;
3035 }
3036
eb06ed8f 3037 sprintf(name, "%s Playback Volume", pfx);
668b9652 3038 err = stac92xx_add_control_idx(spec, STAC_CTL_WIDGET_VOL, idx, name,
7c7767eb
TI
3039 HDA_COMPOSE_AMP_VAL_OFS(nid, chs, 0, HDA_OUTPUT,
3040 spec->volume_offset));
eb06ed8f
TI
3041 if (err < 0)
3042 return err;
3043 sprintf(name, "%s Playback Switch", pfx);
668b9652 3044 err = stac92xx_add_control_idx(spec, STAC_CTL_WIDGET_MUTE, idx, name,
eb06ed8f
TI
3045 HDA_COMPOSE_AMP_VAL(nid, chs, 0, HDA_OUTPUT));
3046 if (err < 0)
3047 return err;
3048 return 0;
3049}
3050
668b9652
TI
3051#define create_controls(codec, pfx, nid, chs) \
3052 create_controls_idx(codec, pfx, 0, nid, chs)
3053
ae0afd81
MR
3054static int add_spec_dacs(struct sigmatel_spec *spec, hda_nid_t nid)
3055{
c21ca4a8 3056 if (spec->multiout.num_dacs > 4) {
ae0afd81
MR
3057 printk(KERN_WARNING "stac92xx: No space for DAC 0x%x\n", nid);
3058 return 1;
3059 } else {
3060 spec->multiout.dac_nids[spec->multiout.num_dacs] = nid;
3061 spec->multiout.num_dacs++;
3062 }
3063 return 0;
3064}
3065
c21ca4a8 3066static int add_spec_extra_dacs(struct sigmatel_spec *spec, hda_nid_t nid)
ae0afd81 3067{
c21ca4a8
TI
3068 int i;
3069 for (i = 0; i < ARRAY_SIZE(spec->multiout.extra_out_nid); i++) {
3070 if (!spec->multiout.extra_out_nid[i]) {
3071 spec->multiout.extra_out_nid[i] = nid;
3072 return 0;
3073 }
3074 }
3075 printk(KERN_WARNING "stac92xx: No space for extra DAC 0x%x\n", nid);
3076 return 1;
ae0afd81
MR
3077}
3078
dc04d1b4
TI
3079/* Create output controls
3080 * The mixer elements are named depending on the given type (AUTO_PIN_XXX_OUT)
3081 */
3082static int create_multi_out_ctls(struct hda_codec *codec, int num_outs,
3083 const hda_nid_t *pins,
3084 const hda_nid_t *dac_nids,
3085 int type)
c7d4b2fa 3086{
76624534 3087 struct sigmatel_spec *spec = codec->spec;
19039bd0
TI
3088 static const char *chname[4] = {
3089 "Front", "Surround", NULL /*CLFE*/, "Side"
3090 };
dc04d1b4 3091 hda_nid_t nid;
91589232
TI
3092 int i, err;
3093 unsigned int wid_caps;
0fb87bb4 3094
dc04d1b4 3095 for (i = 0; i < num_outs && i < ARRAY_SIZE(chname); i++) {
ffd0e56c
TI
3096 if (type == AUTO_PIN_HP_OUT && !spec->hp_detect) {
3097 wid_caps = get_wcaps(codec, pins[i]);
3098 if (wid_caps & AC_WCAP_UNSOL_CAP)
3099 spec->hp_detect = 1;
3100 }
dc04d1b4
TI
3101 nid = dac_nids[i];
3102 if (!nid)
3103 continue;
3104 if (type != AUTO_PIN_HP_OUT && i == 2) {
c7d4b2fa 3105 /* Center/LFE */
7c7767eb 3106 err = create_controls(codec, "Center", nid, 1);
eb06ed8f 3107 if (err < 0)
c7d4b2fa 3108 return err;
7c7767eb 3109 err = create_controls(codec, "LFE", nid, 2);
eb06ed8f 3110 if (err < 0)
c7d4b2fa 3111 return err;
0fb87bb4
ML
3112
3113 wid_caps = get_wcaps(codec, nid);
3114
3115 if (wid_caps & AC_WCAP_LR_SWAP) {
3116 err = stac92xx_add_control(spec,
3117 STAC_CTL_WIDGET_CLFE_SWITCH,
3118 "Swap Center/LFE Playback Switch", nid);
3119
3120 if (err < 0)
3121 return err;
3122 }
3123
c7d4b2fa 3124 } else {
dc04d1b4 3125 const char *name;
668b9652 3126 int idx;
dc04d1b4
TI
3127 switch (type) {
3128 case AUTO_PIN_HP_OUT:
668b9652
TI
3129 name = "Headphone";
3130 idx = i;
dc04d1b4
TI
3131 break;
3132 case AUTO_PIN_SPEAKER_OUT:
668b9652
TI
3133 name = "Speaker";
3134 idx = i;
dc04d1b4
TI
3135 break;
3136 default:
3137 name = chname[i];
668b9652 3138 idx = 0;
dc04d1b4 3139 break;
76624534 3140 }
668b9652 3141 err = create_controls_idx(codec, name, idx, nid, 3);
eb06ed8f 3142 if (err < 0)
c7d4b2fa
M
3143 return err;
3144 }
3145 }
dc04d1b4
TI
3146 return 0;
3147}
3148
6479c631
TI
3149static int stac92xx_add_capvol_ctls(struct hda_codec *codec, unsigned long vol,
3150 unsigned long sw, int idx)
3151{
3152 int err;
3153 err = stac92xx_add_control_idx(codec->spec, STAC_CTL_WIDGET_VOL, idx,
bf677bd8 3154 "Capture Volume", vol);
6479c631
TI
3155 if (err < 0)
3156 return err;
3157 err = stac92xx_add_control_idx(codec->spec, STAC_CTL_WIDGET_MUTE, idx,
bf677bd8 3158 "Capture Switch", sw);
6479c631
TI
3159 if (err < 0)
3160 return err;
3161 return 0;
3162}
3163
dc04d1b4
TI
3164/* add playback controls from the parsed DAC table */
3165static int stac92xx_auto_create_multi_out_ctls(struct hda_codec *codec,
3166 const struct auto_pin_cfg *cfg)
3167{
3168 struct sigmatel_spec *spec = codec->spec;
7c922de7 3169 hda_nid_t nid;
dc04d1b4 3170 int err;
7c922de7 3171 int idx;
dc04d1b4
TI
3172
3173 err = create_multi_out_ctls(codec, cfg->line_outs, cfg->line_out_pins,
3174 spec->multiout.dac_nids,
3175 cfg->line_out_type);
3176 if (err < 0)
3177 return err;
c7d4b2fa 3178
a9cb5c90 3179 if (cfg->hp_outs > 1 && cfg->line_out_type == AUTO_PIN_LINE_OUT) {
7c2ba97b
MR
3180 err = stac92xx_add_control(spec,
3181 STAC_CTL_WIDGET_HP_SWITCH,
d7a89436
TI
3182 "Headphone as Line Out Switch",
3183 cfg->hp_pins[cfg->hp_outs - 1]);
7c2ba97b
MR
3184 if (err < 0)
3185 return err;
3186 }
3187
7c922de7
NL
3188 for (idx = AUTO_PIN_MIC; idx <= AUTO_PIN_FRONT_LINE; idx++) {
3189 nid = cfg->input_pins[idx];
3190 if (nid) {
3191 err = stac92xx_add_jack_mode_control(codec, nid, idx);
3192 if (err < 0)
3193 return err;
3194 }
b5895dc8 3195 }
403d1944 3196
c7d4b2fa
M
3197 return 0;
3198}
3199
eb06ed8f
TI
3200/* add playback controls for Speaker and HP outputs */
3201static int stac92xx_auto_create_hp_ctls(struct hda_codec *codec,
3202 struct auto_pin_cfg *cfg)
3203{
3204 struct sigmatel_spec *spec = codec->spec;
dc04d1b4
TI
3205 int err;
3206
3207 err = create_multi_out_ctls(codec, cfg->hp_outs, cfg->hp_pins,
3208 spec->hp_dacs, AUTO_PIN_HP_OUT);
3209 if (err < 0)
3210 return err;
3211
3212 err = create_multi_out_ctls(codec, cfg->speaker_outs, cfg->speaker_pins,
3213 spec->speaker_dacs, AUTO_PIN_SPEAKER_OUT);
3214 if (err < 0)
3215 return err;
eb06ed8f 3216
c7d4b2fa
M
3217 return 0;
3218}
3219
b22b4821 3220/* labels for mono mux outputs */
d0513fc6
MR
3221static const char *stac92xx_mono_labels[4] = {
3222 "DAC0", "DAC1", "Mixer", "DAC2"
b22b4821
MR
3223};
3224
3225/* create mono mux for mono out on capable codecs */
3226static int stac92xx_auto_create_mono_output_ctls(struct hda_codec *codec)
3227{
3228 struct sigmatel_spec *spec = codec->spec;
3229 struct hda_input_mux *mono_mux = &spec->private_mono_mux;
3230 int i, num_cons;
3231 hda_nid_t con_lst[ARRAY_SIZE(stac92xx_mono_labels)];
3232
3233 num_cons = snd_hda_get_connections(codec,
3234 spec->mono_nid,
3235 con_lst,
3236 HDA_MAX_NUM_INPUTS);
16a433d8 3237 if (num_cons <= 0 || num_cons > ARRAY_SIZE(stac92xx_mono_labels))
b22b4821
MR
3238 return -EINVAL;
3239
3240 for (i = 0; i < num_cons; i++) {
3241 mono_mux->items[mono_mux->num_items].label =
3242 stac92xx_mono_labels[i];
3243 mono_mux->items[mono_mux->num_items].index = i;
3244 mono_mux->num_items++;
3245 }
09a99959
MR
3246
3247 return stac92xx_add_control(spec, STAC_CTL_WIDGET_MONO_MUX,
3248 "Mono Mux", spec->mono_nid);
b22b4821
MR
3249}
3250
1cd2224c
MR
3251/* create PC beep volume controls */
3252static int stac92xx_auto_create_beep_ctls(struct hda_codec *codec,
3253 hda_nid_t nid)
3254{
3255 struct sigmatel_spec *spec = codec->spec;
3256 u32 caps = query_amp_caps(codec, nid, HDA_OUTPUT);
123c07ae
JK
3257 int err, type = STAC_CTL_WIDGET_MUTE_BEEP;
3258
3259 if (spec->anabeep_nid == nid)
3260 type = STAC_CTL_WIDGET_MUTE;
1cd2224c
MR
3261
3262 /* check for mute support for the the amp */
3263 if ((caps & AC_AMPCAP_MUTE) >> AC_AMPCAP_MUTE_SHIFT) {
123c07ae 3264 err = stac92xx_add_control(spec, type,
d355c82a 3265 "Beep Playback Switch",
1cd2224c
MR
3266 HDA_COMPOSE_AMP_VAL(nid, 1, 0, HDA_OUTPUT));
3267 if (err < 0)
3268 return err;
3269 }
3270
3271 /* check to see if there is volume support for the amp */
3272 if ((caps & AC_AMPCAP_NUM_STEPS) >> AC_AMPCAP_NUM_STEPS_SHIFT) {
3273 err = stac92xx_add_control(spec, STAC_CTL_WIDGET_VOL,
d355c82a 3274 "Beep Playback Volume",
1cd2224c
MR
3275 HDA_COMPOSE_AMP_VAL(nid, 1, 0, HDA_OUTPUT));
3276 if (err < 0)
3277 return err;
3278 }
3279 return 0;
3280}
3281
4d4e9bb3
TI
3282#ifdef CONFIG_SND_HDA_INPUT_BEEP
3283#define stac92xx_dig_beep_switch_info snd_ctl_boolean_mono_info
3284
3285static int stac92xx_dig_beep_switch_get(struct snd_kcontrol *kcontrol,
3286 struct snd_ctl_elem_value *ucontrol)
3287{
3288 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
3289 ucontrol->value.integer.value[0] = codec->beep->enabled;
3290 return 0;
3291}
3292
3293static int stac92xx_dig_beep_switch_put(struct snd_kcontrol *kcontrol,
3294 struct snd_ctl_elem_value *ucontrol)
3295{
3296 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
123c07ae 3297 return snd_hda_enable_beep_device(codec, ucontrol->value.integer.value[0]);
4d4e9bb3
TI
3298}
3299
3300static struct snd_kcontrol_new stac92xx_dig_beep_ctrl = {
3301 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
3302 .info = stac92xx_dig_beep_switch_info,
3303 .get = stac92xx_dig_beep_switch_get,
3304 .put = stac92xx_dig_beep_switch_put,
3305};
3306
3307static int stac92xx_beep_switch_ctl(struct hda_codec *codec)
3308{
3309 return stac92xx_add_control_temp(codec->spec, &stac92xx_dig_beep_ctrl,
d355c82a 3310 0, "Beep Playback Switch", 0);
4d4e9bb3
TI
3311}
3312#endif
3313
4682eee0
MR
3314static int stac92xx_auto_create_mux_input_ctls(struct hda_codec *codec)
3315{
3316 struct sigmatel_spec *spec = codec->spec;
667067d8 3317 int i, j, err = 0;
4682eee0
MR
3318
3319 for (i = 0; i < spec->num_muxes; i++) {
667067d8
TI
3320 hda_nid_t nid;
3321 unsigned int wcaps;
3322 unsigned long val;
3323
4682eee0
MR
3324 nid = spec->mux_nids[i];
3325 wcaps = get_wcaps(codec, nid);
667067d8
TI
3326 if (!(wcaps & AC_WCAP_OUT_AMP))
3327 continue;
4682eee0 3328
667067d8
TI
3329 /* check whether already the same control was created as
3330 * normal Capture Volume.
3331 */
3332 val = HDA_COMPOSE_AMP_VAL(nid, 3, 0, HDA_OUTPUT);
3333 for (j = 0; j < spec->num_caps; j++) {
3334 if (spec->capvols[j] == val)
3335 break;
4682eee0 3336 }
667067d8
TI
3337 if (j < spec->num_caps)
3338 continue;
3339
3340 err = stac92xx_add_control_idx(spec, STAC_CTL_WIDGET_VOL, i,
3341 "Mux Capture Volume", val);
3342 if (err < 0)
3343 return err;
4682eee0
MR
3344 }
3345 return 0;
3346};
3347
d9737751 3348static const char *stac92xx_spdif_labels[3] = {
65973632 3349 "Digital Playback", "Analog Mux 1", "Analog Mux 2",
d9737751
MR
3350};
3351
3352static int stac92xx_auto_create_spdif_mux_ctls(struct hda_codec *codec)
3353{
3354 struct sigmatel_spec *spec = codec->spec;
3355 struct hda_input_mux *spdif_mux = &spec->private_smux;
65973632 3356 const char **labels = spec->spdif_labels;
d9737751 3357 int i, num_cons;
65973632 3358 hda_nid_t con_lst[HDA_MAX_NUM_INPUTS];
d9737751
MR
3359
3360 num_cons = snd_hda_get_connections(codec,
3361 spec->smux_nids[0],
3362 con_lst,
3363 HDA_MAX_NUM_INPUTS);
16a433d8 3364 if (num_cons <= 0)
d9737751
MR
3365 return -EINVAL;
3366
65973632
MR
3367 if (!labels)
3368 labels = stac92xx_spdif_labels;
3369
d9737751 3370 for (i = 0; i < num_cons; i++) {
65973632 3371 spdif_mux->items[spdif_mux->num_items].label = labels[i];
d9737751
MR
3372 spdif_mux->items[spdif_mux->num_items].index = i;
3373 spdif_mux->num_items++;
3374 }
3375
3376 return 0;
3377}
3378
8b65727b 3379/* labels for dmic mux inputs */
ddc2cec4 3380static const char *stac92xx_dmic_labels[5] = {
8b65727b
MP
3381 "Analog Inputs", "Digital Mic 1", "Digital Mic 2",
3382 "Digital Mic 3", "Digital Mic 4"
3383};
3384
3d21d3f7
TI
3385static int get_connection_index(struct hda_codec *codec, hda_nid_t mux,
3386 hda_nid_t nid)
3387{
3388 hda_nid_t conn[HDA_MAX_NUM_INPUTS];
3389 int i, nums;
3390
3391 nums = snd_hda_get_connections(codec, mux, conn, ARRAY_SIZE(conn));
3392 for (i = 0; i < nums; i++)
3393 if (conn[i] == nid)
3394 return i;
3395 return -1;
3396}
3397
667067d8 3398/* create a volume assigned to the given pin (only if supported) */
96f845de 3399/* return 1 if the volume control is created */
667067d8 3400static int create_elem_capture_vol(struct hda_codec *codec, hda_nid_t nid,
96f845de 3401 const char *label, int direction)
667067d8
TI
3402{
3403 unsigned int caps, nums;
3404 char name[32];
96f845de 3405 int err;
667067d8 3406
96f845de
TI
3407 if (direction == HDA_OUTPUT)
3408 caps = AC_WCAP_OUT_AMP;
3409 else
3410 caps = AC_WCAP_IN_AMP;
3411 if (!(get_wcaps(codec, nid) & caps))
667067d8 3412 return 0;
96f845de 3413 caps = query_amp_caps(codec, nid, direction);
667067d8
TI
3414 nums = (caps & AC_AMPCAP_NUM_STEPS) >> AC_AMPCAP_NUM_STEPS_SHIFT;
3415 if (!nums)
3416 return 0;
3417 snprintf(name, sizeof(name), "%s Capture Volume", label);
96f845de
TI
3418 err = stac92xx_add_control(codec->spec, STAC_CTL_WIDGET_VOL, name,
3419 HDA_COMPOSE_AMP_VAL(nid, 3, 0, direction));
3420 if (err < 0)
3421 return err;
3422 return 1;
667067d8
TI
3423}
3424
8b65727b
MP
3425/* create playback/capture controls for input pins on dmic capable codecs */
3426static int stac92xx_auto_create_dmic_input_ctls(struct hda_codec *codec,
3427 const struct auto_pin_cfg *cfg)
3428{
3429 struct sigmatel_spec *spec = codec->spec;
5207e10e 3430 struct hda_input_mux *imux = &spec->private_imux;
8b65727b 3431 struct hda_input_mux *dimux = &spec->private_dimux;
5207e10e
TI
3432 int err, i, active_mics;
3433 unsigned int def_conf;
8b65727b
MP
3434
3435 dimux->items[dimux->num_items].label = stac92xx_dmic_labels[0];
3436 dimux->items[dimux->num_items].index = 0;
3437 dimux->num_items++;
3438
5207e10e
TI
3439 active_mics = 0;
3440 for (i = 0; i < spec->num_dmics; i++) {
667067d8
TI
3441 /* check the validity: sometimes it's a dead vendor-spec node */
3442 if (get_wcaps_type(get_wcaps(codec, spec->dmic_nids[i]))
3443 != AC_WID_PIN)
3444 continue;
5207e10e
TI
3445 def_conf = snd_hda_codec_get_pincfg(codec, spec->dmic_nids[i]);
3446 if (get_defcfg_connect(def_conf) != AC_JACK_PORT_NONE)
3447 active_mics++;
3448 }
3449
8b65727b 3450 for (i = 0; i < spec->num_dmics; i++) {
0678accd 3451 hda_nid_t nid;
8b65727b 3452 int index;
5207e10e 3453 const char *label;
8b65727b 3454
667067d8
TI
3455 nid = spec->dmic_nids[i];
3456 if (get_wcaps_type(get_wcaps(codec, nid)) != AC_WID_PIN)
3457 continue;
3458 def_conf = snd_hda_codec_get_pincfg(codec, nid);
8b65727b
MP
3459 if (get_defcfg_connect(def_conf) == AC_JACK_PORT_NONE)
3460 continue;
3461
3d21d3f7
TI
3462 index = get_connection_index(codec, spec->dmux_nids[0], nid);
3463 if (index < 0)
3464 continue;
3465
5207e10e
TI
3466 if (active_mics == 1)
3467 label = "Digital Mic";
3468 else
3469 label = stac92xx_dmic_labels[dimux->num_items];
3470
96f845de 3471 err = create_elem_capture_vol(codec, nid, label, HDA_INPUT);
667067d8
TI
3472 if (err < 0)
3473 return err;
96f845de
TI
3474 if (!err) {
3475 err = create_elem_capture_vol(codec, nid, label,
3476 HDA_OUTPUT);
3477 if (err < 0)
3478 return err;
3479 }
0678accd 3480
5207e10e 3481 dimux->items[dimux->num_items].label = label;
8b65727b
MP
3482 dimux->items[dimux->num_items].index = index;
3483 dimux->num_items++;
5207e10e
TI
3484 if (snd_hda_get_bool_hint(codec, "separate_dmux") != 1) {
3485 imux->items[imux->num_items].label = label;
3486 imux->items[imux->num_items].index = index;
3487 imux->num_items++;
3488 }
8b65727b
MP
3489 }
3490
3491 return 0;
3492}
3493
3d21d3f7
TI
3494static int check_mic_pin(struct hda_codec *codec, hda_nid_t nid,
3495 hda_nid_t *fixed, hda_nid_t *ext)
3496{
3497 unsigned int cfg;
3498
3499 if (!nid)
3500 return 0;
3501 cfg = snd_hda_codec_get_pincfg(codec, nid);
3502 switch (get_defcfg_connect(cfg)) {
3503 case AC_JACK_PORT_FIXED:
3504 if (*fixed)
3505 return 1; /* already occupied */
3506 *fixed = nid;
3507 break;
3508 case AC_JACK_PORT_COMPLEX:
3509 if (*ext)
3510 return 1; /* already occupied */
3511 *ext = nid;
3512 break;
3513 }
3514 return 0;
3515}
3516
3517static int set_mic_route(struct hda_codec *codec,
3518 struct sigmatel_mic_route *mic,
3519 hda_nid_t pin)
3520{
3521 struct sigmatel_spec *spec = codec->spec;
3522 struct auto_pin_cfg *cfg = &spec->autocfg;
3523 int i;
3524
3525 mic->pin = pin;
3526 for (i = AUTO_PIN_MIC; i <= AUTO_PIN_FRONT_MIC; i++)
3527 if (pin == cfg->input_pins[i])
3528 break;
3529 if (i <= AUTO_PIN_FRONT_MIC) {
3530 /* analog pin */
3d21d3f7
TI
3531 i = get_connection_index(codec, spec->mux_nids[0], pin);
3532 if (i < 0)
3533 return -1;
3534 mic->mux_idx = i;
02d33322
TI
3535 mic->dmux_idx = -1;
3536 if (spec->dmux_nids)
3537 mic->dmux_idx = get_connection_index(codec,
3538 spec->dmux_nids[0],
3539 spec->mux_nids[0]);
da2a2aaa 3540 } else if (spec->dmux_nids) {
3d21d3f7 3541 /* digital pin */
3d21d3f7
TI
3542 i = get_connection_index(codec, spec->dmux_nids[0], pin);
3543 if (i < 0)
3544 return -1;
3545 mic->dmux_idx = i;
02d33322
TI
3546 mic->mux_idx = -1;
3547 if (spec->mux_nids)
3548 mic->mux_idx = get_connection_index(codec,
3549 spec->mux_nids[0],
3550 spec->dmux_nids[0]);
3d21d3f7
TI
3551 }
3552 return 0;
3553}
3554
3555/* return non-zero if the device is for automatic mic switch */
3556static int stac_check_auto_mic(struct hda_codec *codec)
3557{
3558 struct sigmatel_spec *spec = codec->spec;
3559 struct auto_pin_cfg *cfg = &spec->autocfg;
3560 hda_nid_t fixed, ext;
3561 int i;
3562
3563 for (i = AUTO_PIN_LINE; i < AUTO_PIN_LAST; i++) {
3564 if (cfg->input_pins[i])
3565 return 0; /* must be exclusively mics */
3566 }
3567 fixed = ext = 0;
3568 for (i = AUTO_PIN_MIC; i <= AUTO_PIN_FRONT_MIC; i++)
3569 if (check_mic_pin(codec, cfg->input_pins[i], &fixed, &ext))
3570 return 0;
3571 for (i = 0; i < spec->num_dmics; i++)
3572 if (check_mic_pin(codec, spec->dmic_nids[i], &fixed, &ext))
3573 return 0;
3574 if (!fixed || !ext)
3575 return 0;
3576 if (!(get_wcaps(codec, ext) & AC_WCAP_UNSOL_CAP))
3577 return 0; /* no unsol support */
3578 if (set_mic_route(codec, &spec->ext_mic, ext) ||
3579 set_mic_route(codec, &spec->int_mic, fixed))
3580 return 0; /* something is wrong */
3581 return 1;
3582}
3583
c7d4b2fa
M
3584/* create playback/capture controls for input pins */
3585static int stac92xx_auto_create_analog_input_ctls(struct hda_codec *codec, const struct auto_pin_cfg *cfg)
3586{
3587 struct sigmatel_spec *spec = codec->spec;
c7d4b2fa 3588 struct hda_input_mux *imux = &spec->private_imux;
667067d8 3589 int i, j;
c7d4b2fa
M
3590
3591 for (i = 0; i < AUTO_PIN_LAST; i++) {
667067d8
TI
3592 hda_nid_t nid = cfg->input_pins[i];
3593 int index, err;
314634bc 3594
667067d8 3595 if (!nid)
314634bc
TI
3596 continue;
3597 index = -1;
3598 for (j = 0; j < spec->num_muxes; j++) {
667067d8
TI
3599 index = get_connection_index(codec, spec->mux_nids[j],
3600 nid);
3601 if (index >= 0)
3602 break;
c7d4b2fa 3603 }
667067d8
TI
3604 if (index < 0)
3605 continue;
3606
3607 err = create_elem_capture_vol(codec, nid,
96f845de
TI
3608 auto_pin_cfg_labels[i],
3609 HDA_INPUT);
667067d8
TI
3610 if (err < 0)
3611 return err;
3612
314634bc
TI
3613 imux->items[imux->num_items].label = auto_pin_cfg_labels[i];
3614 imux->items[imux->num_items].index = index;
3615 imux->num_items++;
c7d4b2fa 3616 }
5207e10e 3617 spec->num_analog_muxes = imux->num_items;
c7d4b2fa 3618
7b043899 3619 if (imux->num_items) {
62fe78e9
SR
3620 /*
3621 * Set the current input for the muxes.
3622 * The STAC9221 has two input muxes with identical source
3623 * NID lists. Hopefully this won't get confused.
3624 */
3625 for (i = 0; i < spec->num_muxes; i++) {
82beb8fd
TI
3626 snd_hda_codec_write_cache(codec, spec->mux_nids[i], 0,
3627 AC_VERB_SET_CONNECT_SEL,
3628 imux->items[0].index);
62fe78e9
SR
3629 }
3630 }
3631
c7d4b2fa
M
3632 return 0;
3633}
3634
c7d4b2fa
M
3635static void stac92xx_auto_init_multi_out(struct hda_codec *codec)
3636{
3637 struct sigmatel_spec *spec = codec->spec;
3638 int i;
3639
3640 for (i = 0; i < spec->autocfg.line_outs; i++) {
3641 hda_nid_t nid = spec->autocfg.line_out_pins[i];
3642 stac92xx_auto_set_pinctl(codec, nid, AC_PINCTL_OUT_EN);
3643 }
3644}
3645
3646static void stac92xx_auto_init_hp_out(struct hda_codec *codec)
3647{
3648 struct sigmatel_spec *spec = codec->spec;
eb06ed8f 3649 int i;
c7d4b2fa 3650
eb06ed8f
TI
3651 for (i = 0; i < spec->autocfg.hp_outs; i++) {
3652 hda_nid_t pin;
3653 pin = spec->autocfg.hp_pins[i];
3654 if (pin) /* connect to front */
3655 stac92xx_auto_set_pinctl(codec, pin, AC_PINCTL_OUT_EN | AC_PINCTL_HP_EN);
3656 }
3657 for (i = 0; i < spec->autocfg.speaker_outs; i++) {
3658 hda_nid_t pin;
3659 pin = spec->autocfg.speaker_pins[i];
3660 if (pin) /* connect to front */
3661 stac92xx_auto_set_pinctl(codec, pin, AC_PINCTL_OUT_EN);
3662 }
c7d4b2fa
M
3663}
3664
8af3aeb4
TI
3665static int is_dual_headphones(struct hda_codec *codec)
3666{
3667 struct sigmatel_spec *spec = codec->spec;
3668 int i, valid_hps;
3669
3670 if (spec->autocfg.line_out_type != AUTO_PIN_SPEAKER_OUT ||
3671 spec->autocfg.hp_outs <= 1)
3672 return 0;
3673 valid_hps = 0;
3674 for (i = 0; i < spec->autocfg.hp_outs; i++) {
3675 hda_nid_t nid = spec->autocfg.hp_pins[i];
3676 unsigned int cfg = snd_hda_codec_get_pincfg(codec, nid);
3677 if (get_defcfg_location(cfg) & AC_JACK_LOC_SEPARATE)
3678 continue;
3679 valid_hps++;
3680 }
3681 return (valid_hps > 1);
3682}
3683
3684
3cc08dc6 3685static int stac92xx_parse_auto_config(struct hda_codec *codec, hda_nid_t dig_out, hda_nid_t dig_in)
c7d4b2fa
M
3686{
3687 struct sigmatel_spec *spec = codec->spec;
dc04d1b4 3688 int hp_swap = 0;
6479c631 3689 int i, err;
c7d4b2fa 3690
8b65727b
MP
3691 if ((err = snd_hda_parse_pin_def_config(codec,
3692 &spec->autocfg,
3693 spec->dmic_nids)) < 0)
c7d4b2fa 3694 return err;
82bc955f 3695 if (! spec->autocfg.line_outs)
869264c4 3696 return 0; /* can't find valid pin config */
19039bd0 3697
bcecd9bd
JZ
3698 /* If we have no real line-out pin and multiple hp-outs, HPs should
3699 * be set up as multi-channel outputs.
3700 */
8af3aeb4 3701 if (is_dual_headphones(codec)) {
bcecd9bd
JZ
3702 /* Copy hp_outs to line_outs, backup line_outs in
3703 * speaker_outs so that the following routines can handle
3704 * HP pins as primary outputs.
3705 */
c21ca4a8 3706 snd_printdd("stac92xx: Enabling multi-HPs workaround\n");
bcecd9bd
JZ
3707 memcpy(spec->autocfg.speaker_pins, spec->autocfg.line_out_pins,
3708 sizeof(spec->autocfg.line_out_pins));
3709 spec->autocfg.speaker_outs = spec->autocfg.line_outs;
3710 memcpy(spec->autocfg.line_out_pins, spec->autocfg.hp_pins,
3711 sizeof(spec->autocfg.hp_pins));
3712 spec->autocfg.line_outs = spec->autocfg.hp_outs;
c21ca4a8
TI
3713 spec->autocfg.line_out_type = AUTO_PIN_HP_OUT;
3714 spec->autocfg.hp_outs = 0;
dc04d1b4 3715 hp_swap = 1;
bcecd9bd 3716 }
09a99959 3717 if (spec->autocfg.mono_out_pin) {
d0513fc6
MR
3718 int dir = get_wcaps(codec, spec->autocfg.mono_out_pin) &
3719 (AC_WCAP_OUT_AMP | AC_WCAP_IN_AMP);
09a99959
MR
3720 u32 caps = query_amp_caps(codec,
3721 spec->autocfg.mono_out_pin, dir);
3722 hda_nid_t conn_list[1];
3723
3724 /* get the mixer node and then the mono mux if it exists */
3725 if (snd_hda_get_connections(codec,
3726 spec->autocfg.mono_out_pin, conn_list, 1) &&
3727 snd_hda_get_connections(codec, conn_list[0],
16a433d8 3728 conn_list, 1) > 0) {
09a99959
MR
3729
3730 int wcaps = get_wcaps(codec, conn_list[0]);
a22d543a 3731 int wid_type = get_wcaps_type(wcaps);
09a99959
MR
3732 /* LR swap check, some stac925x have a mux that
3733 * changes the DACs output path instead of the
3734 * mono-mux path.
3735 */
3736 if (wid_type == AC_WID_AUD_SEL &&
3737 !(wcaps & AC_WCAP_LR_SWAP))
3738 spec->mono_nid = conn_list[0];
3739 }
d0513fc6
MR
3740 if (dir) {
3741 hda_nid_t nid = spec->autocfg.mono_out_pin;
3742
3743 /* most mono outs have a least a mute/unmute switch */
3744 dir = (dir & AC_WCAP_OUT_AMP) ? HDA_OUTPUT : HDA_INPUT;
3745 err = stac92xx_add_control(spec, STAC_CTL_WIDGET_MUTE,
3746 "Mono Playback Switch",
3747 HDA_COMPOSE_AMP_VAL(nid, 1, 0, dir));
09a99959
MR
3748 if (err < 0)
3749 return err;
d0513fc6
MR
3750 /* check for volume support for the amp */
3751 if ((caps & AC_AMPCAP_NUM_STEPS)
3752 >> AC_AMPCAP_NUM_STEPS_SHIFT) {
3753 err = stac92xx_add_control(spec,
3754 STAC_CTL_WIDGET_VOL,
3755 "Mono Playback Volume",
3756 HDA_COMPOSE_AMP_VAL(nid, 1, 0, dir));
3757 if (err < 0)
3758 return err;
3759 }
09a99959
MR
3760 }
3761
3762 stac92xx_auto_set_pinctl(codec, spec->autocfg.mono_out_pin,
3763 AC_PINCTL_OUT_EN);
3764 }
bcecd9bd 3765
c21ca4a8
TI
3766 if (!spec->multiout.num_dacs) {
3767 err = stac92xx_auto_fill_dac_nids(codec);
3768 if (err < 0)
19039bd0 3769 return err;
c9280d68
TI
3770 err = stac92xx_auto_create_multi_out_ctls(codec,
3771 &spec->autocfg);
3772 if (err < 0)
3773 return err;
c21ca4a8 3774 }
c7d4b2fa 3775
1cd2224c
MR
3776 /* setup analog beep controls */
3777 if (spec->anabeep_nid > 0) {
3778 err = stac92xx_auto_create_beep_ctls(codec,
3779 spec->anabeep_nid);
3780 if (err < 0)
3781 return err;
3782 }
3783
3784 /* setup digital beep controls and input device */
3785#ifdef CONFIG_SND_HDA_INPUT_BEEP
3786 if (spec->digbeep_nid > 0) {
3787 hda_nid_t nid = spec->digbeep_nid;
4d4e9bb3 3788 unsigned int caps;
1cd2224c
MR
3789
3790 err = stac92xx_auto_create_beep_ctls(codec, nid);
3791 if (err < 0)
3792 return err;
3793 err = snd_hda_attach_beep_device(codec, nid);
3794 if (err < 0)
3795 return err;
d8d881dd
TI
3796 if (codec->beep) {
3797 /* IDT/STAC codecs have linear beep tone parameter */
3798 codec->beep->linear_tone = 1;
3799 /* if no beep switch is available, make its own one */
3800 caps = query_amp_caps(codec, nid, HDA_OUTPUT);
3801 if (!(caps & AC_AMPCAP_MUTE)) {
3802 err = stac92xx_beep_switch_ctl(codec);
3803 if (err < 0)
3804 return err;
3805 }
4d4e9bb3 3806 }
1cd2224c
MR
3807 }
3808#endif
3809
0fb87bb4 3810 err = stac92xx_auto_create_hp_ctls(codec, &spec->autocfg);
0fb87bb4
ML
3811 if (err < 0)
3812 return err;
3813
dc04d1b4
TI
3814 /* All output parsing done, now restore the swapped hp pins */
3815 if (hp_swap) {
3816 memcpy(spec->autocfg.hp_pins, spec->autocfg.line_out_pins,
3817 sizeof(spec->autocfg.hp_pins));
3818 spec->autocfg.hp_outs = spec->autocfg.line_outs;
3819 spec->autocfg.line_out_type = AUTO_PIN_HP_OUT;
3820 spec->autocfg.line_outs = 0;
3821 }
0fb87bb4 3822
3d21d3f7
TI
3823 if (stac_check_auto_mic(codec)) {
3824 spec->auto_mic = 1;
3825 /* only one capture for auto-mic */
3826 spec->num_adcs = 1;
3827 spec->num_caps = 1;
3828 spec->num_muxes = 1;
3829 }
3830
6479c631
TI
3831 for (i = 0; i < spec->num_caps; i++) {
3832 err = stac92xx_add_capvol_ctls(codec, spec->capvols[i],
3833 spec->capsws[i], i);
3834 if (err < 0)
3835 return err;
3836 }
3837
dc04d1b4 3838 err = stac92xx_auto_create_analog_input_ctls(codec, &spec->autocfg);
0fb87bb4 3839 if (err < 0)
c7d4b2fa
M
3840 return err;
3841
b22b4821
MR
3842 if (spec->mono_nid > 0) {
3843 err = stac92xx_auto_create_mono_output_ctls(codec);
3844 if (err < 0)
3845 return err;
3846 }
2a9c7816 3847 if (spec->num_dmics > 0 && !spec->dinput_mux)
8b65727b
MP
3848 if ((err = stac92xx_auto_create_dmic_input_ctls(codec,
3849 &spec->autocfg)) < 0)
3850 return err;
4682eee0
MR
3851 if (spec->num_muxes > 0) {
3852 err = stac92xx_auto_create_mux_input_ctls(codec);
3853 if (err < 0)
3854 return err;
3855 }
d9737751
MR
3856 if (spec->num_smuxes > 0) {
3857 err = stac92xx_auto_create_spdif_mux_ctls(codec);
3858 if (err < 0)
3859 return err;
3860 }
8b65727b 3861
e3c75964
TI
3862 err = stac92xx_add_input_source(spec);
3863 if (err < 0)
3864 return err;
3865
c7d4b2fa 3866 spec->multiout.max_channels = spec->multiout.num_dacs * 2;
403d1944 3867 if (spec->multiout.max_channels > 2)
c7d4b2fa 3868 spec->surr_switch = 1;
c7d4b2fa 3869
0852d7a6 3870 if (spec->autocfg.dig_outs)
3cc08dc6 3871 spec->multiout.dig_out_nid = dig_out;
d0513fc6 3872 if (dig_in && spec->autocfg.dig_in_pin)
3cc08dc6 3873 spec->dig_in_nid = dig_in;
c7d4b2fa 3874
603c4019
TI
3875 if (spec->kctls.list)
3876 spec->mixers[spec->num_mixers++] = spec->kctls.list;
c7d4b2fa
M
3877
3878 spec->input_mux = &spec->private_imux;
f8ccbf65
MR
3879 if (!spec->dinput_mux)
3880 spec->dinput_mux = &spec->private_dimux;
d9737751 3881 spec->sinput_mux = &spec->private_smux;
b22b4821 3882 spec->mono_mux = &spec->private_mono_mux;
c7d4b2fa
M
3883 return 1;
3884}
3885
82bc955f
TI
3886/* add playback controls for HP output */
3887static int stac9200_auto_create_hp_ctls(struct hda_codec *codec,
3888 struct auto_pin_cfg *cfg)
3889{
3890 struct sigmatel_spec *spec = codec->spec;
eb06ed8f 3891 hda_nid_t pin = cfg->hp_pins[0];
82bc955f
TI
3892 unsigned int wid_caps;
3893
3894 if (! pin)
3895 return 0;
3896
3897 wid_caps = get_wcaps(codec, pin);
505cb341 3898 if (wid_caps & AC_WCAP_UNSOL_CAP)
82bc955f 3899 spec->hp_detect = 1;
82bc955f
TI
3900
3901 return 0;
3902}
3903
160ea0dc
RF
3904/* add playback controls for LFE output */
3905static int stac9200_auto_create_lfe_ctls(struct hda_codec *codec,
3906 struct auto_pin_cfg *cfg)
3907{
3908 struct sigmatel_spec *spec = codec->spec;
3909 int err;
3910 hda_nid_t lfe_pin = 0x0;
3911 int i;
3912
3913 /*
3914 * search speaker outs and line outs for a mono speaker pin
3915 * with an amp. If one is found, add LFE controls
3916 * for it.
3917 */
3918 for (i = 0; i < spec->autocfg.speaker_outs && lfe_pin == 0x0; i++) {
3919 hda_nid_t pin = spec->autocfg.speaker_pins[i];
64ed0dfd 3920 unsigned int wcaps = get_wcaps(codec, pin);
160ea0dc
RF
3921 wcaps &= (AC_WCAP_STEREO | AC_WCAP_OUT_AMP);
3922 if (wcaps == AC_WCAP_OUT_AMP)
3923 /* found a mono speaker with an amp, must be lfe */
3924 lfe_pin = pin;
3925 }
3926
3927 /* if speaker_outs is 0, then speakers may be in line_outs */
3928 if (lfe_pin == 0 && spec->autocfg.speaker_outs == 0) {
3929 for (i = 0; i < spec->autocfg.line_outs && lfe_pin == 0x0; i++) {
3930 hda_nid_t pin = spec->autocfg.line_out_pins[i];
64ed0dfd 3931 unsigned int defcfg;
330ee995 3932 defcfg = snd_hda_codec_get_pincfg(codec, pin);
8b551785 3933 if (get_defcfg_device(defcfg) == AC_JACK_SPEAKER) {
64ed0dfd 3934 unsigned int wcaps = get_wcaps(codec, pin);
160ea0dc
RF
3935 wcaps &= (AC_WCAP_STEREO | AC_WCAP_OUT_AMP);
3936 if (wcaps == AC_WCAP_OUT_AMP)
3937 /* found a mono speaker with an amp,
3938 must be lfe */
3939 lfe_pin = pin;
3940 }
3941 }
3942 }
3943
3944 if (lfe_pin) {
7c7767eb 3945 err = create_controls(codec, "LFE", lfe_pin, 1);
160ea0dc
RF
3946 if (err < 0)
3947 return err;
3948 }
3949
3950 return 0;
3951}
3952
c7d4b2fa
M
3953static int stac9200_parse_auto_config(struct hda_codec *codec)
3954{
3955 struct sigmatel_spec *spec = codec->spec;
3956 int err;
3957
df694daa 3958 if ((err = snd_hda_parse_pin_def_config(codec, &spec->autocfg, NULL)) < 0)
c7d4b2fa
M
3959 return err;
3960
3961 if ((err = stac92xx_auto_create_analog_input_ctls(codec, &spec->autocfg)) < 0)
3962 return err;
3963
82bc955f
TI
3964 if ((err = stac9200_auto_create_hp_ctls(codec, &spec->autocfg)) < 0)
3965 return err;
3966
160ea0dc
RF
3967 if ((err = stac9200_auto_create_lfe_ctls(codec, &spec->autocfg)) < 0)
3968 return err;
3969
355a0ec4
TI
3970 if (spec->num_muxes > 0) {
3971 err = stac92xx_auto_create_mux_input_ctls(codec);
3972 if (err < 0)
3973 return err;
3974 }
3975
e3c75964
TI
3976 err = stac92xx_add_input_source(spec);
3977 if (err < 0)
3978 return err;
3979
0852d7a6 3980 if (spec->autocfg.dig_outs)
c7d4b2fa 3981 spec->multiout.dig_out_nid = 0x05;
82bc955f 3982 if (spec->autocfg.dig_in_pin)
c7d4b2fa 3983 spec->dig_in_nid = 0x04;
c7d4b2fa 3984
603c4019
TI
3985 if (spec->kctls.list)
3986 spec->mixers[spec->num_mixers++] = spec->kctls.list;
c7d4b2fa
M
3987
3988 spec->input_mux = &spec->private_imux;
8b65727b 3989 spec->dinput_mux = &spec->private_dimux;
c7d4b2fa
M
3990
3991 return 1;
3992}
3993
62fe78e9
SR
3994/*
3995 * Early 2006 Intel Macintoshes with STAC9220X5 codecs seem to have a
3996 * funky external mute control using GPIO pins.
3997 */
3998
76e1ddfb 3999static void stac_gpio_set(struct hda_codec *codec, unsigned int mask,
4fe5195c 4000 unsigned int dir_mask, unsigned int data)
62fe78e9
SR
4001{
4002 unsigned int gpiostate, gpiomask, gpiodir;
4003
4004 gpiostate = snd_hda_codec_read(codec, codec->afg, 0,
4005 AC_VERB_GET_GPIO_DATA, 0);
4fe5195c 4006 gpiostate = (gpiostate & ~dir_mask) | (data & dir_mask);
62fe78e9
SR
4007
4008 gpiomask = snd_hda_codec_read(codec, codec->afg, 0,
4009 AC_VERB_GET_GPIO_MASK, 0);
76e1ddfb 4010 gpiomask |= mask;
62fe78e9
SR
4011
4012 gpiodir = snd_hda_codec_read(codec, codec->afg, 0,
4013 AC_VERB_GET_GPIO_DIRECTION, 0);
4fe5195c 4014 gpiodir |= dir_mask;
62fe78e9 4015
76e1ddfb 4016 /* Configure GPIOx as CMOS */
62fe78e9
SR
4017 snd_hda_codec_write(codec, codec->afg, 0, 0x7e7, 0);
4018
4019 snd_hda_codec_write(codec, codec->afg, 0,
4020 AC_VERB_SET_GPIO_MASK, gpiomask);
76e1ddfb
TI
4021 snd_hda_codec_read(codec, codec->afg, 0,
4022 AC_VERB_SET_GPIO_DIRECTION, gpiodir); /* sync */
62fe78e9
SR
4023
4024 msleep(1);
4025
76e1ddfb
TI
4026 snd_hda_codec_read(codec, codec->afg, 0,
4027 AC_VERB_SET_GPIO_DATA, gpiostate); /* sync */
62fe78e9
SR
4028}
4029
8c8145b8 4030#ifdef CONFIG_SND_HDA_INPUT_JACK
95c09099
TI
4031static void stac92xx_free_jack_priv(struct snd_jack *jack)
4032{
4033 struct sigmatel_jack *jacks = jack->private_data;
4034 jacks->nid = 0;
4035 jacks->jack = NULL;
4036}
4037#endif
4038
74aeaabc
MR
4039static int stac92xx_add_jack(struct hda_codec *codec,
4040 hda_nid_t nid, int type)
4041{
8c8145b8 4042#ifdef CONFIG_SND_HDA_INPUT_JACK
74aeaabc
MR
4043 struct sigmatel_spec *spec = codec->spec;
4044 struct sigmatel_jack *jack;
330ee995 4045 int def_conf = snd_hda_codec_get_pincfg(codec, nid);
74aeaabc
MR
4046 int connectivity = get_defcfg_connect(def_conf);
4047 char name[32];
95c09099 4048 int err;
74aeaabc
MR
4049
4050 if (connectivity && connectivity != AC_JACK_PORT_FIXED)
4051 return 0;
4052
4053 snd_array_init(&spec->jacks, sizeof(*jack), 32);
4054 jack = snd_array_new(&spec->jacks);
4055 if (!jack)
4056 return -ENOMEM;
4057 jack->nid = nid;
4058 jack->type = type;
4059
86de7416 4060 snprintf(name, sizeof(name), "%s at %s %s Jack",
74aeaabc
MR
4061 snd_hda_get_jack_type(def_conf),
4062 snd_hda_get_jack_connectivity(def_conf),
4063 snd_hda_get_jack_location(def_conf));
4064
95c09099
TI
4065 err = snd_jack_new(codec->bus->card, name, type, &jack->jack);
4066 if (err < 0) {
4067 jack->nid = 0;
4068 return err;
4069 }
4070 jack->jack->private_data = jack;
4071 jack->jack->private_free = stac92xx_free_jack_priv;
e4973e1e 4072#endif
95c09099 4073 return 0;
74aeaabc
MR
4074}
4075
c6e4c666
TI
4076static int stac_add_event(struct sigmatel_spec *spec, hda_nid_t nid,
4077 unsigned char type, int data)
74aeaabc
MR
4078{
4079 struct sigmatel_event *event;
4080
4081 snd_array_init(&spec->events, sizeof(*event), 32);
4082 event = snd_array_new(&spec->events);
4083 if (!event)
4084 return -ENOMEM;
4085 event->nid = nid;
c6e4c666
TI
4086 event->type = type;
4087 event->tag = spec->events.used;
74aeaabc
MR
4088 event->data = data;
4089
c6e4c666 4090 return event->tag;
74aeaabc
MR
4091}
4092
c6e4c666 4093static struct sigmatel_event *stac_get_event(struct hda_codec *codec,
62558ce1 4094 hda_nid_t nid)
74aeaabc
MR
4095{
4096 struct sigmatel_spec *spec = codec->spec;
c6e4c666
TI
4097 struct sigmatel_event *event = spec->events.list;
4098 int i;
4099
4100 for (i = 0; i < spec->events.used; i++, event++) {
62558ce1 4101 if (event->nid == nid)
c6e4c666 4102 return event;
74aeaabc 4103 }
c6e4c666 4104 return NULL;
74aeaabc
MR
4105}
4106
c6e4c666
TI
4107static struct sigmatel_event *stac_get_event_from_tag(struct hda_codec *codec,
4108 unsigned char tag)
314634bc 4109{
c6e4c666
TI
4110 struct sigmatel_spec *spec = codec->spec;
4111 struct sigmatel_event *event = spec->events.list;
4112 int i;
4113
4114 for (i = 0; i < spec->events.used; i++, event++) {
4115 if (event->tag == tag)
4116 return event;
74aeaabc 4117 }
c6e4c666
TI
4118 return NULL;
4119}
4120
62558ce1
TI
4121/* check if given nid is a valid pin and no other events are assigned
4122 * to it. If OK, assign the event, set the unsol flag, and returns 1.
4123 * Otherwise, returns zero.
4124 */
4125static int enable_pin_detect(struct hda_codec *codec, hda_nid_t nid,
4126 unsigned int type)
c6e4c666
TI
4127{
4128 struct sigmatel_event *event;
4129 int tag;
4130
4131 if (!(get_wcaps(codec, nid) & AC_WCAP_UNSOL_CAP))
62558ce1
TI
4132 return 0;
4133 event = stac_get_event(codec, nid);
4134 if (event) {
4135 if (event->type != type)
4136 return 0;
c6e4c666 4137 tag = event->tag;
62558ce1 4138 } else {
c6e4c666 4139 tag = stac_add_event(codec->spec, nid, type, 0);
62558ce1
TI
4140 if (tag < 0)
4141 return 0;
4142 }
c6e4c666
TI
4143 snd_hda_codec_write_cache(codec, nid, 0,
4144 AC_VERB_SET_UNSOLICITED_ENABLE,
4145 AC_USRSP_EN | tag);
62558ce1 4146 return 1;
314634bc
TI
4147}
4148
a64135a2
MR
4149static int is_nid_hp_pin(struct auto_pin_cfg *cfg, hda_nid_t nid)
4150{
4151 int i;
4152 for (i = 0; i < cfg->hp_outs; i++)
4153 if (cfg->hp_pins[i] == nid)
4154 return 1; /* nid is a HP-Out */
4155
4156 return 0; /* nid is not a HP-Out */
4157};
4158
b76c850f
MR
4159static void stac92xx_power_down(struct hda_codec *codec)
4160{
4161 struct sigmatel_spec *spec = codec->spec;
4162
4163 /* power down inactive DACs */
4164 hda_nid_t *dac;
4165 for (dac = spec->dac_list; *dac; dac++)
c21ca4a8 4166 if (!check_all_dac_nids(spec, *dac))
8c2f767b 4167 snd_hda_codec_write(codec, *dac, 0,
b76c850f
MR
4168 AC_VERB_SET_POWER_STATE, AC_PWRST_D3);
4169}
4170
f73d3585
TI
4171static void stac_toggle_power_map(struct hda_codec *codec, hda_nid_t nid,
4172 int enable);
4173
014c41fc
TI
4174static inline int get_int_hint(struct hda_codec *codec, const char *key,
4175 int *valp)
4176{
4177 const char *p;
4178 p = snd_hda_get_hint(codec, key);
4179 if (p) {
4180 unsigned long val;
4181 if (!strict_strtoul(p, 0, &val)) {
4182 *valp = val;
4183 return 1;
4184 }
4185 }
4186 return 0;
4187}
4188
6565e4fa
TI
4189/* override some hints from the hwdep entry */
4190static void stac_store_hints(struct hda_codec *codec)
4191{
4192 struct sigmatel_spec *spec = codec->spec;
6565e4fa
TI
4193 int val;
4194
4195 val = snd_hda_get_bool_hint(codec, "hp_detect");
4196 if (val >= 0)
4197 spec->hp_detect = val;
014c41fc 4198 if (get_int_hint(codec, "gpio_mask", &spec->gpio_mask)) {
6565e4fa
TI
4199 spec->eapd_mask = spec->gpio_dir = spec->gpio_data =
4200 spec->gpio_mask;
4201 }
014c41fc
TI
4202 if (get_int_hint(codec, "gpio_dir", &spec->gpio_dir))
4203 spec->gpio_mask &= spec->gpio_mask;
4204 if (get_int_hint(codec, "gpio_data", &spec->gpio_data))
4205 spec->gpio_dir &= spec->gpio_mask;
4206 if (get_int_hint(codec, "eapd_mask", &spec->eapd_mask))
4207 spec->eapd_mask &= spec->gpio_mask;
4208 if (get_int_hint(codec, "gpio_mute", &spec->gpio_mute))
4209 spec->gpio_mute &= spec->gpio_mask;
6565e4fa
TI
4210 val = snd_hda_get_bool_hint(codec, "eapd_switch");
4211 if (val >= 0)
4212 spec->eapd_switch = val;
014c41fc
TI
4213 get_int_hint(codec, "gpio_led_polarity", &spec->gpio_led_polarity);
4214 if (get_int_hint(codec, "gpio_led", &spec->gpio_led)) {
043958e6
TI
4215 spec->gpio_mask |= spec->gpio_led;
4216 spec->gpio_dir |= spec->gpio_led;
4217 if (spec->gpio_led_polarity)
4218 spec->gpio_data |= spec->gpio_led;
4219 }
6565e4fa
TI
4220}
4221
c7d4b2fa
M
4222static int stac92xx_init(struct hda_codec *codec)
4223{
4224 struct sigmatel_spec *spec = codec->spec;
82bc955f 4225 struct auto_pin_cfg *cfg = &spec->autocfg;
f73d3585 4226 unsigned int gpio;
e4973e1e 4227 int i;
c7d4b2fa 4228
c7d4b2fa
M
4229 snd_hda_sequence_write(codec, spec->init);
4230
8daaaa97
MR
4231 /* power down adcs initially */
4232 if (spec->powerdown_adcs)
4233 for (i = 0; i < spec->num_adcs; i++)
8c2f767b 4234 snd_hda_codec_write(codec,
8daaaa97
MR
4235 spec->adc_nids[i], 0,
4236 AC_VERB_SET_POWER_STATE, AC_PWRST_D3);
f73d3585 4237
6565e4fa
TI
4238 /* override some hints */
4239 stac_store_hints(codec);
4240
f73d3585
TI
4241 /* set up GPIO */
4242 gpio = spec->gpio_data;
4243 /* turn on EAPD statically when spec->eapd_switch isn't set.
4244 * otherwise, unsol event will turn it on/off dynamically
4245 */
4246 if (!spec->eapd_switch)
4247 gpio |= spec->eapd_mask;
4248 stac_gpio_set(codec, spec->gpio_mask, spec->gpio_dir, gpio);
4249
82bc955f
TI
4250 /* set up pins */
4251 if (spec->hp_detect) {
505cb341 4252 /* Enable unsolicited responses on the HP widget */
74aeaabc 4253 for (i = 0; i < cfg->hp_outs; i++) {
74aeaabc 4254 hda_nid_t nid = cfg->hp_pins[i];
c6e4c666 4255 enable_pin_detect(codec, nid, STAC_HP_EVENT);
74aeaabc 4256 }
1c4bdf9b
TI
4257 if (cfg->line_out_type == AUTO_PIN_LINE_OUT &&
4258 cfg->speaker_outs > 0) {
fefd67f3 4259 /* enable pin-detect for line-outs as well */
15cfa2b3
TI
4260 for (i = 0; i < cfg->line_outs; i++) {
4261 hda_nid_t nid = cfg->line_out_pins[i];
fefd67f3
TI
4262 enable_pin_detect(codec, nid, STAC_LO_EVENT);
4263 }
4264 }
4265
0a07acaf
TI
4266 /* force to enable the first line-out; the others are set up
4267 * in unsol_event
4268 */
4269 stac92xx_auto_set_pinctl(codec, spec->autocfg.line_out_pins[0],
74aeaabc 4270 AC_PINCTL_OUT_EN);
82bc955f 4271 /* fake event to set up pins */
5f380eb1
TI
4272 if (cfg->hp_pins[0])
4273 stac_issue_unsol_event(codec, cfg->hp_pins[0]);
4274 else if (cfg->line_out_pins[0])
4275 stac_issue_unsol_event(codec, cfg->line_out_pins[0]);
82bc955f
TI
4276 } else {
4277 stac92xx_auto_init_multi_out(codec);
4278 stac92xx_auto_init_hp_out(codec);
12dde4c6
TI
4279 for (i = 0; i < cfg->hp_outs; i++)
4280 stac_toggle_power_map(codec, cfg->hp_pins[i], 1);
82bc955f 4281 }
3d21d3f7 4282 if (spec->auto_mic) {
15b4f296 4283 /* initialize connection to analog input */
da2a2aaa
TI
4284 if (spec->dmux_nids)
4285 snd_hda_codec_write_cache(codec, spec->dmux_nids[0], 0,
15b4f296 4286 AC_VERB_SET_CONNECT_SEL, 0);
3d21d3f7
TI
4287 if (enable_pin_detect(codec, spec->ext_mic.pin, STAC_MIC_EVENT))
4288 stac_issue_unsol_event(codec, spec->ext_mic.pin);
4289 }
82bc955f 4290 for (i = 0; i < AUTO_PIN_LAST; i++) {
c960a03b
TI
4291 hda_nid_t nid = cfg->input_pins[i];
4292 if (nid) {
12dde4c6 4293 unsigned int pinctl, conf;
4f1e6bc3
TI
4294 if (i == AUTO_PIN_MIC || i == AUTO_PIN_FRONT_MIC) {
4295 /* for mic pins, force to initialize */
7c922de7 4296 pinctl = stac92xx_get_default_vref(codec, nid);
12dde4c6
TI
4297 pinctl |= AC_PINCTL_IN_EN;
4298 stac92xx_auto_set_pinctl(codec, nid, pinctl);
4f1e6bc3
TI
4299 } else {
4300 pinctl = snd_hda_codec_read(codec, nid, 0,
4301 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
4302 /* if PINCTL already set then skip */
5dd17cb9
TI
4303 /* Also, if both INPUT and OUTPUT are set,
4304 * it must be a BIOS bug; need to override, too
4305 */
4306 if (!(pinctl & AC_PINCTL_IN_EN) ||
4307 (pinctl & AC_PINCTL_OUT_EN)) {
4308 pinctl &= ~AC_PINCTL_OUT_EN;
12dde4c6
TI
4309 pinctl |= AC_PINCTL_IN_EN;
4310 stac92xx_auto_set_pinctl(codec, nid,
4311 pinctl);
4312 }
4313 }
330ee995 4314 conf = snd_hda_codec_get_pincfg(codec, nid);
12dde4c6 4315 if (get_defcfg_connect(conf) != AC_JACK_PORT_FIXED) {
62558ce1
TI
4316 if (enable_pin_detect(codec, nid,
4317 STAC_INSERT_EVENT))
4318 stac_issue_unsol_event(codec, nid);
4f1e6bc3 4319 }
c960a03b 4320 }
82bc955f 4321 }
a64135a2
MR
4322 for (i = 0; i < spec->num_dmics; i++)
4323 stac92xx_auto_set_pinctl(codec, spec->dmic_nids[i],
4324 AC_PINCTL_IN_EN);
0852d7a6
TI
4325 if (cfg->dig_out_pins[0])
4326 stac92xx_auto_set_pinctl(codec, cfg->dig_out_pins[0],
f73d3585
TI
4327 AC_PINCTL_OUT_EN);
4328 if (cfg->dig_in_pin)
4329 stac92xx_auto_set_pinctl(codec, cfg->dig_in_pin,
4330 AC_PINCTL_IN_EN);
a64135a2 4331 for (i = 0; i < spec->num_pwrs; i++) {
f73d3585
TI
4332 hda_nid_t nid = spec->pwr_nids[i];
4333 int pinctl, def_conf;
f73d3585 4334
eb632128
TI
4335 /* power on when no jack detection is available */
4336 if (!spec->hp_detect) {
4337 stac_toggle_power_map(codec, nid, 1);
4338 continue;
4339 }
4340
4341 if (is_nid_hp_pin(cfg, nid))
f73d3585
TI
4342 continue; /* already has an unsol event */
4343
4344 pinctl = snd_hda_codec_read(codec, nid, 0,
4345 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
a64135a2
MR
4346 /* outputs are only ports capable of power management
4347 * any attempts on powering down a input port cause the
4348 * referenced VREF to act quirky.
4349 */
eb632128
TI
4350 if (pinctl & AC_PINCTL_IN_EN) {
4351 stac_toggle_power_map(codec, nid, 1);
a64135a2 4352 continue;
eb632128 4353 }
330ee995 4354 def_conf = snd_hda_codec_get_pincfg(codec, nid);
f73d3585 4355 def_conf = get_defcfg_connect(def_conf);
aafc4412
MR
4356 /* skip any ports that don't have jacks since presence
4357 * detection is useless */
f73d3585
TI
4358 if (def_conf != AC_JACK_PORT_COMPLEX) {
4359 if (def_conf != AC_JACK_PORT_NONE)
4360 stac_toggle_power_map(codec, nid, 1);
bce6c2b5 4361 continue;
f73d3585 4362 }
62558ce1
TI
4363 if (enable_pin_detect(codec, nid, STAC_PWR_EVENT))
4364 stac_issue_unsol_event(codec, nid);
a64135a2 4365 }
b76c850f
MR
4366 if (spec->dac_list)
4367 stac92xx_power_down(codec);
c7d4b2fa
M
4368 return 0;
4369}
4370
74aeaabc
MR
4371static void stac92xx_free_jacks(struct hda_codec *codec)
4372{
8c8145b8 4373#ifdef CONFIG_SND_HDA_INPUT_JACK
b94d3539 4374 /* free jack instances manually when clearing/reconfiguring */
74aeaabc 4375 struct sigmatel_spec *spec = codec->spec;
b94d3539 4376 if (!codec->bus->shutdown && spec->jacks.list) {
74aeaabc
MR
4377 struct sigmatel_jack *jacks = spec->jacks.list;
4378 int i;
95c09099
TI
4379 for (i = 0; i < spec->jacks.used; i++, jacks++) {
4380 if (jacks->jack)
4381 snd_device_free(codec->bus->card, jacks->jack);
4382 }
74aeaabc
MR
4383 }
4384 snd_array_free(&spec->jacks);
e4973e1e 4385#endif
74aeaabc
MR
4386}
4387
603c4019
TI
4388static void stac92xx_free_kctls(struct hda_codec *codec)
4389{
4390 struct sigmatel_spec *spec = codec->spec;
4391
4392 if (spec->kctls.list) {
4393 struct snd_kcontrol_new *kctl = spec->kctls.list;
4394 int i;
4395 for (i = 0; i < spec->kctls.used; i++)
4396 kfree(kctl[i].name);
4397 }
4398 snd_array_free(&spec->kctls);
4399}
4400
167eae5a
TI
4401static void stac92xx_shutup(struct hda_codec *codec)
4402{
4403 struct sigmatel_spec *spec = codec->spec;
167eae5a 4404
92ee6162 4405 snd_hda_shutup_pins(codec);
167eae5a
TI
4406
4407 if (spec->eapd_mask)
4408 stac_gpio_set(codec, spec->gpio_mask,
4409 spec->gpio_dir, spec->gpio_data &
4410 ~spec->eapd_mask);
4411}
4412
2f2f4251
M
4413static void stac92xx_free(struct hda_codec *codec)
4414{
c7d4b2fa 4415 struct sigmatel_spec *spec = codec->spec;
c7d4b2fa
M
4416
4417 if (! spec)
4418 return;
4419
167eae5a 4420 stac92xx_shutup(codec);
74aeaabc
MR
4421 stac92xx_free_jacks(codec);
4422 snd_array_free(&spec->events);
11b44bbd 4423
c7d4b2fa 4424 kfree(spec);
1cd2224c 4425 snd_hda_detach_beep_device(codec);
2f2f4251
M
4426}
4427
4e55096e
M
4428static void stac92xx_set_pinctl(struct hda_codec *codec, hda_nid_t nid,
4429 unsigned int flag)
4430{
8ce84198
TI
4431 unsigned int old_ctl, pin_ctl;
4432
4433 pin_ctl = snd_hda_codec_read(codec, nid,
4e55096e 4434 0, AC_VERB_GET_PIN_WIDGET_CONTROL, 0x00);
7b043899 4435
f9acba43
TI
4436 if (pin_ctl & AC_PINCTL_IN_EN) {
4437 /*
4438 * we need to check the current set-up direction of
4439 * shared input pins since they can be switched via
4440 * "xxx as Output" mixer switch
4441 */
4442 struct sigmatel_spec *spec = codec->spec;
c21ca4a8 4443 if (nid == spec->line_switch || nid == spec->mic_switch)
f9acba43
TI
4444 return;
4445 }
4446
8ce84198 4447 old_ctl = pin_ctl;
7b043899
SL
4448 /* if setting pin direction bits, clear the current
4449 direction bits first */
4450 if (flag & (AC_PINCTL_IN_EN | AC_PINCTL_OUT_EN))
4451 pin_ctl &= ~(AC_PINCTL_IN_EN | AC_PINCTL_OUT_EN);
4452
8ce84198
TI
4453 pin_ctl |= flag;
4454 if (old_ctl != pin_ctl)
4455 snd_hda_codec_write_cache(codec, nid, 0,
4456 AC_VERB_SET_PIN_WIDGET_CONTROL,
4457 pin_ctl);
4e55096e
M
4458}
4459
4460static void stac92xx_reset_pinctl(struct hda_codec *codec, hda_nid_t nid,
4461 unsigned int flag)
4462{
4463 unsigned int pin_ctl = snd_hda_codec_read(codec, nid,
4464 0, AC_VERB_GET_PIN_WIDGET_CONTROL, 0x00);
8ce84198
TI
4465 if (pin_ctl & flag)
4466 snd_hda_codec_write_cache(codec, nid, 0,
4467 AC_VERB_SET_PIN_WIDGET_CONTROL,
4468 pin_ctl & ~flag);
4e55096e
M
4469}
4470
d56757ab 4471static inline int get_pin_presence(struct hda_codec *codec, hda_nid_t nid)
314634bc
TI
4472{
4473 if (!nid)
4474 return 0;
a252c81a 4475 return snd_hda_jack_detect(codec, nid);
314634bc
TI
4476}
4477
fefd67f3
TI
4478static void stac92xx_line_out_detect(struct hda_codec *codec,
4479 int presence)
4480{
4481 struct sigmatel_spec *spec = codec->spec;
4482 struct auto_pin_cfg *cfg = &spec->autocfg;
4483 int i;
4484
4485 for (i = 0; i < cfg->line_outs; i++) {
4486 if (presence)
4487 break;
4488 presence = get_pin_presence(codec, cfg->line_out_pins[i]);
4489 if (presence) {
4490 unsigned int pinctl;
4491 pinctl = snd_hda_codec_read(codec,
4492 cfg->line_out_pins[i], 0,
4493 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
4494 if (pinctl & AC_PINCTL_IN_EN)
4495 presence = 0; /* mic- or line-input */
4496 }
4497 }
4498
4499 if (presence) {
4500 /* disable speakers */
4501 for (i = 0; i < cfg->speaker_outs; i++)
4502 stac92xx_reset_pinctl(codec, cfg->speaker_pins[i],
4503 AC_PINCTL_OUT_EN);
4504 if (spec->eapd_mask && spec->eapd_switch)
4505 stac_gpio_set(codec, spec->gpio_mask,
4506 spec->gpio_dir, spec->gpio_data &
4507 ~spec->eapd_mask);
4508 } else {
4509 /* enable speakers */
4510 for (i = 0; i < cfg->speaker_outs; i++)
4511 stac92xx_set_pinctl(codec, cfg->speaker_pins[i],
4512 AC_PINCTL_OUT_EN);
4513 if (spec->eapd_mask && spec->eapd_switch)
4514 stac_gpio_set(codec, spec->gpio_mask,
4515 spec->gpio_dir, spec->gpio_data |
4516 spec->eapd_mask);
4517 }
4518}
4519
d7a89436
TI
4520/* return non-zero if the hp-pin of the given array index isn't
4521 * a jack-detection target
4522 */
4523static int no_hp_sensing(struct sigmatel_spec *spec, int i)
4524{
4525 struct auto_pin_cfg *cfg = &spec->autocfg;
4526
4527 /* ignore sensing of shared line and mic jacks */
c21ca4a8 4528 if (cfg->hp_pins[i] == spec->line_switch)
d7a89436 4529 return 1;
c21ca4a8 4530 if (cfg->hp_pins[i] == spec->mic_switch)
d7a89436
TI
4531 return 1;
4532 /* ignore if the pin is set as line-out */
4533 if (cfg->hp_pins[i] == spec->hp_switch)
4534 return 1;
4535 return 0;
4536}
4537
c6e4c666 4538static void stac92xx_hp_detect(struct hda_codec *codec)
4e55096e
M
4539{
4540 struct sigmatel_spec *spec = codec->spec;
4541 struct auto_pin_cfg *cfg = &spec->autocfg;
4542 int i, presence;
4543
eb06ed8f 4544 presence = 0;
4fe5195c
MR
4545 if (spec->gpio_mute)
4546 presence = !(snd_hda_codec_read(codec, codec->afg, 0,
4547 AC_VERB_GET_GPIO_DATA, 0) & spec->gpio_mute);
4548
eb06ed8f 4549 for (i = 0; i < cfg->hp_outs; i++) {
314634bc
TI
4550 if (presence)
4551 break;
d7a89436
TI
4552 if (no_hp_sensing(spec, i))
4553 continue;
e6e3ea25
TI
4554 presence = get_pin_presence(codec, cfg->hp_pins[i]);
4555 if (presence) {
4556 unsigned int pinctl;
4557 pinctl = snd_hda_codec_read(codec, cfg->hp_pins[i], 0,
4558 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
4559 if (pinctl & AC_PINCTL_IN_EN)
4560 presence = 0; /* mic- or line-input */
4561 }
eb06ed8f 4562 }
4e55096e
M
4563
4564 if (presence) {
d7a89436 4565 /* disable lineouts */
7c2ba97b 4566 if (spec->hp_switch)
d7a89436
TI
4567 stac92xx_reset_pinctl(codec, spec->hp_switch,
4568 AC_PINCTL_OUT_EN);
4e55096e
M
4569 for (i = 0; i < cfg->line_outs; i++)
4570 stac92xx_reset_pinctl(codec, cfg->line_out_pins[i],
4571 AC_PINCTL_OUT_EN);
4e55096e 4572 } else {
d7a89436 4573 /* enable lineouts */
7c2ba97b 4574 if (spec->hp_switch)
d7a89436
TI
4575 stac92xx_set_pinctl(codec, spec->hp_switch,
4576 AC_PINCTL_OUT_EN);
4e55096e
M
4577 for (i = 0; i < cfg->line_outs; i++)
4578 stac92xx_set_pinctl(codec, cfg->line_out_pins[i],
4579 AC_PINCTL_OUT_EN);
4e55096e 4580 }
fefd67f3 4581 stac92xx_line_out_detect(codec, presence);
d7a89436
TI
4582 /* toggle hp outs */
4583 for (i = 0; i < cfg->hp_outs; i++) {
4584 unsigned int val = AC_PINCTL_OUT_EN | AC_PINCTL_HP_EN;
4585 if (no_hp_sensing(spec, i))
4586 continue;
4587 if (presence)
4588 stac92xx_set_pinctl(codec, cfg->hp_pins[i], val);
8317e0b0
TI
4589#if 0 /* FIXME */
4590/* Resetting the pinctl like below may lead to (a sort of) regressions
4591 * on some devices since they use the HP pin actually for line/speaker
4592 * outs although the default pin config shows a different pin (that is
4593 * wrong and useless).
4594 *
4595 * So, it's basically a problem of default pin configs, likely a BIOS issue.
4596 * But, disabling the code below just works around it, and I'm too tired of
4597 * bug reports with such devices...
4598 */
d7a89436
TI
4599 else
4600 stac92xx_reset_pinctl(codec, cfg->hp_pins[i], val);
8317e0b0 4601#endif /* FIXME */
d7a89436 4602 }
4e55096e
M
4603}
4604
f73d3585
TI
4605static void stac_toggle_power_map(struct hda_codec *codec, hda_nid_t nid,
4606 int enable)
a64135a2
MR
4607{
4608 struct sigmatel_spec *spec = codec->spec;
f73d3585
TI
4609 unsigned int idx, val;
4610
4611 for (idx = 0; idx < spec->num_pwrs; idx++) {
4612 if (spec->pwr_nids[idx] == nid)
4613 break;
4614 }
4615 if (idx >= spec->num_pwrs)
4616 return;
d0513fc6
MR
4617
4618 /* several codecs have two power down bits */
4619 if (spec->pwr_mapping)
4620 idx = spec->pwr_mapping[idx];
4621 else
4622 idx = 1 << idx;
a64135a2 4623
f73d3585
TI
4624 val = snd_hda_codec_read(codec, codec->afg, 0, 0x0fec, 0x0) & 0xff;
4625 if (enable)
a64135a2
MR
4626 val &= ~idx;
4627 else
4628 val |= idx;
4629
4630 /* power down unused output ports */
4631 snd_hda_codec_write(codec, codec->afg, 0, 0x7ec, val);
74aeaabc
MR
4632}
4633
f73d3585
TI
4634static void stac92xx_pin_sense(struct hda_codec *codec, hda_nid_t nid)
4635{
e6e3ea25 4636 stac_toggle_power_map(codec, nid, get_pin_presence(codec, nid));
f73d3585 4637}
a64135a2 4638
74aeaabc
MR
4639static void stac92xx_report_jack(struct hda_codec *codec, hda_nid_t nid)
4640{
4641 struct sigmatel_spec *spec = codec->spec;
4642 struct sigmatel_jack *jacks = spec->jacks.list;
4643
4644 if (jacks) {
4645 int i;
4646 for (i = 0; i < spec->jacks.used; i++) {
4647 if (jacks->nid == nid) {
4648 unsigned int pin_ctl =
4649 snd_hda_codec_read(codec, nid,
4650 0, AC_VERB_GET_PIN_WIDGET_CONTROL,
4651 0x00);
4652 int type = jacks->type;
4653 if (type == (SND_JACK_LINEOUT
4654 | SND_JACK_HEADPHONE))
4655 type = (pin_ctl & AC_PINCTL_HP_EN)
4656 ? SND_JACK_HEADPHONE : SND_JACK_LINEOUT;
4657 snd_jack_report(jacks->jack,
e6e3ea25 4658 get_pin_presence(codec, nid)
74aeaabc
MR
4659 ? type : 0);
4660 }
4661 jacks++;
4662 }
4663 }
4664}
a64135a2 4665
3d21d3f7
TI
4666static void stac92xx_mic_detect(struct hda_codec *codec)
4667{
4668 struct sigmatel_spec *spec = codec->spec;
4669 struct sigmatel_mic_route *mic;
4670
4671 if (get_pin_presence(codec, spec->ext_mic.pin))
4672 mic = &spec->ext_mic;
4673 else
4674 mic = &spec->int_mic;
02d33322 4675 if (mic->dmux_idx >= 0)
3d21d3f7
TI
4676 snd_hda_codec_write_cache(codec, spec->dmux_nids[0], 0,
4677 AC_VERB_SET_CONNECT_SEL,
4678 mic->dmux_idx);
02d33322 4679 if (mic->mux_idx >= 0)
3d21d3f7
TI
4680 snd_hda_codec_write_cache(codec, spec->mux_nids[0], 0,
4681 AC_VERB_SET_CONNECT_SEL,
4682 mic->mux_idx);
4683}
4684
62558ce1 4685static void stac_issue_unsol_event(struct hda_codec *codec, hda_nid_t nid)
c6e4c666 4686{
62558ce1 4687 struct sigmatel_event *event = stac_get_event(codec, nid);
c6e4c666
TI
4688 if (!event)
4689 return;
4690 codec->patch_ops.unsol_event(codec, (unsigned)event->tag << 26);
4691}
4692
314634bc
TI
4693static void stac92xx_unsol_event(struct hda_codec *codec, unsigned int res)
4694{
a64135a2 4695 struct sigmatel_spec *spec = codec->spec;
c6e4c666
TI
4696 struct sigmatel_event *event;
4697 int tag, data;
a64135a2 4698
c6e4c666
TI
4699 tag = (res >> 26) & 0x7f;
4700 event = stac_get_event_from_tag(codec, tag);
4701 if (!event)
4702 return;
4703
4704 switch (event->type) {
314634bc 4705 case STAC_HP_EVENT:
fefd67f3 4706 case STAC_LO_EVENT:
16ffe32c 4707 stac92xx_hp_detect(codec);
fefd67f3 4708 break;
3d21d3f7
TI
4709 case STAC_MIC_EVENT:
4710 stac92xx_mic_detect(codec);
4711 break;
4712 }
4713
4714 switch (event->type) {
4715 case STAC_HP_EVENT:
fefd67f3 4716 case STAC_LO_EVENT:
3d21d3f7 4717 case STAC_MIC_EVENT:
74aeaabc 4718 case STAC_INSERT_EVENT:
a64135a2 4719 case STAC_PWR_EVENT:
c6e4c666
TI
4720 if (spec->num_pwrs > 0)
4721 stac92xx_pin_sense(codec, event->nid);
4722 stac92xx_report_jack(codec, event->nid);
fd60cc89
MR
4723
4724 switch (codec->subsystem_id) {
4725 case 0x103c308f:
4726 if (event->nid == 0xb) {
4727 int pin = AC_PINCTL_IN_EN;
4728
4729 if (get_pin_presence(codec, 0xa)
4730 && get_pin_presence(codec, 0xb))
4731 pin |= AC_PINCTL_VREF_80;
4732 if (!get_pin_presence(codec, 0xb))
4733 pin |= AC_PINCTL_VREF_80;
4734
4735 /* toggle VREF state based on mic + hp pin
4736 * status
4737 */
4738 stac92xx_auto_set_pinctl(codec, 0x0a, pin);
4739 }
4740 }
72474be6 4741 break;
c6e4c666
TI
4742 case STAC_VREF_EVENT:
4743 data = snd_hda_codec_read(codec, codec->afg, 0,
4744 AC_VERB_GET_GPIO_DATA, 0);
72474be6
MR
4745 /* toggle VREF state based on GPIOx status */
4746 snd_hda_codec_write(codec, codec->afg, 0, 0x7e0,
c6e4c666 4747 !!(data & (1 << event->data)));
72474be6 4748 break;
314634bc
TI
4749 }
4750}
4751
d38cce70
KG
4752static int hp_blike_system(u32 subsystem_id);
4753
4754static void set_hp_led_gpio(struct hda_codec *codec)
4755{
4756 struct sigmatel_spec *spec = codec->spec;
4757 switch (codec->vendor_id) {
4758 case 0x111d7608:
4759 /* GPIO 0 */
4760 spec->gpio_led = 0x01;
4761 break;
4762 case 0x111d7600:
4763 case 0x111d7601:
4764 case 0x111d7602:
4765 case 0x111d7603:
4766 /* GPIO 3 */
4767 spec->gpio_led = 0x08;
4768 break;
4769 }
4770}
4771
c357aab0
VK
4772/*
4773 * This method searches for the mute LED GPIO configuration
4774 * provided as OEM string in SMBIOS. The format of that string
4775 * is HP_Mute_LED_P_G or HP_Mute_LED_P
4776 * where P can be 0 or 1 and defines mute LED GPIO control state (low/high)
4777 * that corresponds to the NOT muted state of the master volume
4778 * and G is the index of the GPIO to use as the mute LED control (0..9)
4779 * If _G portion is missing it is assigned based on the codec ID
4780 *
4781 * So, HP B-series like systems may have HP_Mute_LED_0 (current models)
4782 * or HP_Mute_LED_0_3 (future models) OEM SMBIOS strings
d38cce70
KG
4783 *
4784 *
4785 * The dv-series laptops don't seem to have the HP_Mute_LED* strings in
4786 * SMBIOS - at least the ones I have seen do not have them - which include
4787 * my own system (HP Pavilion dv6-1110ax) and my cousin's
4788 * HP Pavilion dv9500t CTO.
4789 * Need more information on whether it is true across the entire series.
4790 * -- kunal
c357aab0
VK
4791 */
4792static int find_mute_led_gpio(struct hda_codec *codec)
4793{
4794 struct sigmatel_spec *spec = codec->spec;
4795 const struct dmi_device *dev = NULL;
4796
4797 if ((codec->subsystem_id >> 16) == PCI_VENDOR_ID_HP) {
4798 while ((dev = dmi_find_device(DMI_DEV_TYPE_OEM_STRING,
4799 NULL, dev))) {
4800 if (sscanf(dev->name, "HP_Mute_LED_%d_%d",
d38cce70
KG
4801 &spec->gpio_led_polarity,
4802 &spec->gpio_led) == 2) {
c357aab0
VK
4803 spec->gpio_led = 1 << spec->gpio_led;
4804 return 1;
4805 }
4806 if (sscanf(dev->name, "HP_Mute_LED_%d",
d38cce70
KG
4807 &spec->gpio_led_polarity) == 1) {
4808 set_hp_led_gpio(codec);
4809 return 1;
c357aab0
VK
4810 }
4811 }
d38cce70
KG
4812
4813 /*
4814 * Fallback case - if we don't find the DMI strings,
4815 * we statically set the GPIO - if not a B-series system.
4816 */
4817 if (!hp_blike_system(codec->subsystem_id)) {
4818 set_hp_led_gpio(codec);
4819 spec->gpio_led_polarity = 1;
4820 return 1;
4821 }
c357aab0
VK
4822 }
4823 return 0;
4824}
4825
4826static int hp_blike_system(u32 subsystem_id)
78987bdc
RD
4827{
4828 switch (subsystem_id) {
c357aab0
VK
4829 case 0x103c1520:
4830 case 0x103c1521:
4831 case 0x103c1523:
4832 case 0x103c1524:
4833 case 0x103c1525:
78987bdc
RD
4834 case 0x103c1722:
4835 case 0x103c1723:
4836 case 0x103c1724:
4837 case 0x103c1725:
4838 case 0x103c1726:
4839 case 0x103c1727:
4840 case 0x103c1728:
4841 case 0x103c1729:
c357aab0
VK
4842 case 0x103c172a:
4843 case 0x103c172b:
4844 case 0x103c307e:
4845 case 0x103c307f:
4846 case 0x103c3080:
4847 case 0x103c3081:
4848 case 0x103c7007:
4849 case 0x103c7008:
78987bdc
RD
4850 return 1;
4851 }
4852 return 0;
4853}
4854
2d34e1b3
TI
4855#ifdef CONFIG_PROC_FS
4856static void stac92hd_proc_hook(struct snd_info_buffer *buffer,
4857 struct hda_codec *codec, hda_nid_t nid)
4858{
4859 if (nid == codec->afg)
4860 snd_iprintf(buffer, "Power-Map: 0x%02x\n",
4861 snd_hda_codec_read(codec, nid, 0, 0x0fec, 0x0));
4862}
4863
4864static void analog_loop_proc_hook(struct snd_info_buffer *buffer,
4865 struct hda_codec *codec,
4866 unsigned int verb)
4867{
4868 snd_iprintf(buffer, "Analog Loopback: 0x%02x\n",
4869 snd_hda_codec_read(codec, codec->afg, 0, verb, 0));
4870}
4871
4872/* stac92hd71bxx, stac92hd73xx */
4873static void stac92hd7x_proc_hook(struct snd_info_buffer *buffer,
4874 struct hda_codec *codec, hda_nid_t nid)
4875{
4876 stac92hd_proc_hook(buffer, codec, nid);
4877 if (nid == codec->afg)
4878 analog_loop_proc_hook(buffer, codec, 0xfa0);
4879}
4880
4881static void stac9205_proc_hook(struct snd_info_buffer *buffer,
4882 struct hda_codec *codec, hda_nid_t nid)
4883{
4884 if (nid == codec->afg)
4885 analog_loop_proc_hook(buffer, codec, 0xfe0);
4886}
4887
4888static void stac927x_proc_hook(struct snd_info_buffer *buffer,
4889 struct hda_codec *codec, hda_nid_t nid)
4890{
4891 if (nid == codec->afg)
4892 analog_loop_proc_hook(buffer, codec, 0xfeb);
4893}
4894#else
4895#define stac92hd_proc_hook NULL
4896#define stac92hd7x_proc_hook NULL
4897#define stac9205_proc_hook NULL
4898#define stac927x_proc_hook NULL
4899#endif
4900
cb53c626 4901#ifdef SND_HDA_NEEDS_RESUME
ff6fdc37
M
4902static int stac92xx_resume(struct hda_codec *codec)
4903{
dc81bed1
TI
4904 struct sigmatel_spec *spec = codec->spec;
4905
2c885878 4906 stac92xx_init(codec);
82beb8fd
TI
4907 snd_hda_codec_resume_amp(codec);
4908 snd_hda_codec_resume_cache(codec);
2c885878 4909 /* fake event to set up pins again to override cached values */
5f380eb1
TI
4910 if (spec->hp_detect) {
4911 if (spec->autocfg.hp_pins[0])
4912 stac_issue_unsol_event(codec, spec->autocfg.hp_pins[0]);
4913 else if (spec->autocfg.line_out_pins[0])
4914 stac_issue_unsol_event(codec,
4915 spec->autocfg.line_out_pins[0]);
4916 }
ff6fdc37
M
4917 return 0;
4918}
c6798d2b 4919
ae6241fb 4920/*
514bf54c 4921 * using power check for controlling mute led of HP notebooks
ae6241fb
CP
4922 * check for mute state only on Speakers (nid = 0x10)
4923 *
4924 * For this feature CONFIG_SND_HDA_POWER_SAVE is needed, otherwise
4925 * the LED is NOT working properly !
514bf54c
JG
4926 *
4927 * Changed name to reflect that it now works for any designated
4928 * model, not just HP HDX.
ae6241fb
CP
4929 */
4930
4931#ifdef CONFIG_SND_HDA_POWER_SAVE
514bf54c 4932static int stac92xx_hp_check_power_status(struct hda_codec *codec,
6fce61ae 4933 hda_nid_t nid)
ae6241fb
CP
4934{
4935 struct sigmatel_spec *spec = codec->spec;
6fce61ae
TI
4936
4937 if (nid == 0x10) {
4938 if (snd_hda_codec_amp_read(codec, nid, 0, HDA_OUTPUT, 0) &
ae6241fb 4939 HDA_AMP_MUTE)
86d190e7 4940 spec->gpio_data &= ~spec->gpio_led; /* orange */
ba84bfcd
TI
4941 else
4942 spec->gpio_data |= spec->gpio_led; /* white */
6fce61ae 4943
c357aab0 4944 if (!spec->gpio_led_polarity) {
5bdaaada
VK
4945 /* LED state is inverted on these systems */
4946 spec->gpio_data ^= spec->gpio_led;
4947 }
4948
6fce61ae
TI
4949 stac_gpio_set(codec, spec->gpio_mask,
4950 spec->gpio_dir,
ae6241fb
CP
4951 spec->gpio_data);
4952 }
4953
4954 return 0;
4955}
b4e81876
TI
4956
4957static int idt92hd83xxx_hp_check_power_status(struct hda_codec *codec,
4958 hda_nid_t nid)
4959{
4960 struct sigmatel_spec *spec = codec->spec;
4961
4962 if (nid != 0x13)
4963 return 0;
4964 if (snd_hda_codec_amp_read(codec, nid, 0, HDA_OUTPUT, 0) & HDA_AMP_MUTE)
4965 spec->gpio_data |= spec->gpio_led; /* mute LED on */
4966 else
4967 spec->gpio_data &= ~spec->gpio_led; /* mute LED off */
4968 stac_gpio_set(codec, spec->gpio_mask, spec->gpio_dir, spec->gpio_data);
4969
4970 return 0;
4971}
4972
ae6241fb
CP
4973#endif
4974
c6798d2b
MR
4975static int stac92xx_suspend(struct hda_codec *codec, pm_message_t state)
4976{
167eae5a 4977 stac92xx_shutup(codec);
c6798d2b
MR
4978 return 0;
4979}
ff6fdc37
M
4980#endif
4981
2f2f4251
M
4982static struct hda_codec_ops stac92xx_patch_ops = {
4983 .build_controls = stac92xx_build_controls,
4984 .build_pcms = stac92xx_build_pcms,
4985 .init = stac92xx_init,
4986 .free = stac92xx_free,
4e55096e 4987 .unsol_event = stac92xx_unsol_event,
cb53c626 4988#ifdef SND_HDA_NEEDS_RESUME
c6798d2b 4989 .suspend = stac92xx_suspend,
ff6fdc37
M
4990 .resume = stac92xx_resume,
4991#endif
fb8d1a34 4992 .reboot_notify = stac92xx_shutup,
2f2f4251
M
4993};
4994
4995static int patch_stac9200(struct hda_codec *codec)
4996{
4997 struct sigmatel_spec *spec;
c7d4b2fa 4998 int err;
2f2f4251 4999
e560d8d8 5000 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
2f2f4251
M
5001 if (spec == NULL)
5002 return -ENOMEM;
5003
a252c81a 5004 codec->no_trigger_sense = 1;
2f2f4251 5005 codec->spec = spec;
a4eed138 5006 spec->num_pins = ARRAY_SIZE(stac9200_pin_nids);
11b44bbd 5007 spec->pin_nids = stac9200_pin_nids;
f5fcc13c
TI
5008 spec->board_config = snd_hda_check_board_config(codec, STAC_9200_MODELS,
5009 stac9200_models,
5010 stac9200_cfg_tbl);
330ee995 5011 if (spec->board_config < 0)
9a11f1aa
TI
5012 snd_printdd(KERN_INFO "hda_codec: %s: BIOS auto-probing.\n",
5013 codec->chip_name);
330ee995
TI
5014 else
5015 stac92xx_set_config_regs(codec,
af9f341a 5016 stac9200_brd_tbl[spec->board_config]);
2f2f4251
M
5017
5018 spec->multiout.max_channels = 2;
5019 spec->multiout.num_dacs = 1;
5020 spec->multiout.dac_nids = stac9200_dac_nids;
5021 spec->adc_nids = stac9200_adc_nids;
5022 spec->mux_nids = stac9200_mux_nids;
dabbed6f 5023 spec->num_muxes = 1;
8b65727b 5024 spec->num_dmics = 0;
9e05b7a3 5025 spec->num_adcs = 1;
a64135a2 5026 spec->num_pwrs = 0;
c7d4b2fa 5027
58eec423
MCC
5028 if (spec->board_config == STAC_9200_M4 ||
5029 spec->board_config == STAC_9200_M4_2 ||
bf277785 5030 spec->board_config == STAC_9200_OQO)
1194b5b7
TI
5031 spec->init = stac9200_eapd_init;
5032 else
5033 spec->init = stac9200_core_init;
2f2f4251 5034 spec->mixer = stac9200_mixer;
c7d4b2fa 5035
117f257d
TI
5036 if (spec->board_config == STAC_9200_PANASONIC) {
5037 spec->gpio_mask = spec->gpio_dir = 0x09;
5038 spec->gpio_data = 0x00;
5039 }
5040
c7d4b2fa
M
5041 err = stac9200_parse_auto_config(codec);
5042 if (err < 0) {
5043 stac92xx_free(codec);
5044 return err;
5045 }
2f2f4251 5046
2acc9dcb
TI
5047 /* CF-74 has no headphone detection, and the driver should *NOT*
5048 * do detection and HP/speaker toggle because the hardware does it.
5049 */
5050 if (spec->board_config == STAC_9200_PANASONIC)
5051 spec->hp_detect = 0;
5052
2f2f4251
M
5053 codec->patch_ops = stac92xx_patch_ops;
5054
5055 return 0;
5056}
5057
8e21c34c
TD
5058static int patch_stac925x(struct hda_codec *codec)
5059{
5060 struct sigmatel_spec *spec;
5061 int err;
5062
5063 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
5064 if (spec == NULL)
5065 return -ENOMEM;
5066
a252c81a 5067 codec->no_trigger_sense = 1;
8e21c34c 5068 codec->spec = spec;
a4eed138 5069 spec->num_pins = ARRAY_SIZE(stac925x_pin_nids);
8e21c34c 5070 spec->pin_nids = stac925x_pin_nids;
9cb36c2a
MCC
5071
5072 /* Check first for codec ID */
5073 spec->board_config = snd_hda_check_board_codec_sid_config(codec,
5074 STAC_925x_MODELS,
5075 stac925x_models,
5076 stac925x_codec_id_cfg_tbl);
5077
5078 /* Now checks for PCI ID, if codec ID is not found */
5079 if (spec->board_config < 0)
5080 spec->board_config = snd_hda_check_board_config(codec,
5081 STAC_925x_MODELS,
8e21c34c
TD
5082 stac925x_models,
5083 stac925x_cfg_tbl);
9e507abd 5084 again:
330ee995 5085 if (spec->board_config < 0)
9a11f1aa
TI
5086 snd_printdd(KERN_INFO "hda_codec: %s: BIOS auto-probing.\n",
5087 codec->chip_name);
330ee995
TI
5088 else
5089 stac92xx_set_config_regs(codec,
af9f341a 5090 stac925x_brd_tbl[spec->board_config]);
8e21c34c
TD
5091
5092 spec->multiout.max_channels = 2;
5093 spec->multiout.num_dacs = 1;
5094 spec->multiout.dac_nids = stac925x_dac_nids;
5095 spec->adc_nids = stac925x_adc_nids;
5096 spec->mux_nids = stac925x_mux_nids;
5097 spec->num_muxes = 1;
9e05b7a3 5098 spec->num_adcs = 1;
a64135a2 5099 spec->num_pwrs = 0;
2c11f955
TD
5100 switch (codec->vendor_id) {
5101 case 0x83847632: /* STAC9202 */
5102 case 0x83847633: /* STAC9202D */
5103 case 0x83847636: /* STAC9251 */
5104 case 0x83847637: /* STAC9251D */
f6e9852a 5105 spec->num_dmics = STAC925X_NUM_DMICS;
2c11f955 5106 spec->dmic_nids = stac925x_dmic_nids;
1697055e
TI
5107 spec->num_dmuxes = ARRAY_SIZE(stac925x_dmux_nids);
5108 spec->dmux_nids = stac925x_dmux_nids;
2c11f955
TD
5109 break;
5110 default:
5111 spec->num_dmics = 0;
5112 break;
5113 }
8e21c34c
TD
5114
5115 spec->init = stac925x_core_init;
5116 spec->mixer = stac925x_mixer;
6479c631
TI
5117 spec->num_caps = 1;
5118 spec->capvols = stac925x_capvols;
5119 spec->capsws = stac925x_capsws;
8e21c34c
TD
5120
5121 err = stac92xx_parse_auto_config(codec, 0x8, 0x7);
9e507abd
TI
5122 if (!err) {
5123 if (spec->board_config < 0) {
5124 printk(KERN_WARNING "hda_codec: No auto-config is "
5125 "available, default to model=ref\n");
5126 spec->board_config = STAC_925x_REF;
5127 goto again;
5128 }
5129 err = -EINVAL;
5130 }
8e21c34c
TD
5131 if (err < 0) {
5132 stac92xx_free(codec);
5133 return err;
5134 }
5135
5136 codec->patch_ops = stac92xx_patch_ops;
5137
5138 return 0;
5139}
5140
e1f0d669
MR
5141static int patch_stac92hd73xx(struct hda_codec *codec)
5142{
5143 struct sigmatel_spec *spec;
5144 hda_nid_t conn[STAC92HD73_DAC_COUNT + 2];
5145 int err = 0;
c21ca4a8 5146 int num_dacs;
e1f0d669
MR
5147
5148 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
5149 if (spec == NULL)
5150 return -ENOMEM;
5151
a252c81a 5152 codec->no_trigger_sense = 1;
e1f0d669 5153 codec->spec = spec;
e99d32b3 5154 codec->slave_dig_outs = stac92hd73xx_slave_dig_outs;
e1f0d669
MR
5155 spec->num_pins = ARRAY_SIZE(stac92hd73xx_pin_nids);
5156 spec->pin_nids = stac92hd73xx_pin_nids;
5157 spec->board_config = snd_hda_check_board_config(codec,
5158 STAC_92HD73XX_MODELS,
5159 stac92hd73xx_models,
5160 stac92hd73xx_cfg_tbl);
842ae638
TI
5161 /* check codec subsystem id if not found */
5162 if (spec->board_config < 0)
5163 spec->board_config =
5164 snd_hda_check_board_codec_sid_config(codec,
5165 STAC_92HD73XX_MODELS, stac92hd73xx_models,
5166 stac92hd73xx_codec_id_cfg_tbl);
e1f0d669 5167again:
330ee995 5168 if (spec->board_config < 0)
9a11f1aa
TI
5169 snd_printdd(KERN_INFO "hda_codec: %s: BIOS auto-probing.\n",
5170 codec->chip_name);
330ee995
TI
5171 else
5172 stac92xx_set_config_regs(codec,
af9f341a 5173 stac92hd73xx_brd_tbl[spec->board_config]);
e1f0d669 5174
c21ca4a8 5175 num_dacs = snd_hda_get_connections(codec, 0x0a,
e1f0d669
MR
5176 conn, STAC92HD73_DAC_COUNT + 2) - 1;
5177
c21ca4a8 5178 if (num_dacs < 3 || num_dacs > 5) {
e1f0d669
MR
5179 printk(KERN_WARNING "hda_codec: Could not determine "
5180 "number of channels defaulting to DAC count\n");
c21ca4a8 5181 num_dacs = STAC92HD73_DAC_COUNT;
e1f0d669 5182 }
e2aec171 5183 spec->init = stac92hd73xx_core_init;
c21ca4a8 5184 switch (num_dacs) {
e1f0d669 5185 case 0x3: /* 6 Channel */
d78d7a90 5186 spec->aloopback_ctl = stac92hd73xx_6ch_loopback;
e1f0d669
MR
5187 break;
5188 case 0x4: /* 8 Channel */
d78d7a90 5189 spec->aloopback_ctl = stac92hd73xx_8ch_loopback;
e1f0d669
MR
5190 break;
5191 case 0x5: /* 10 Channel */
d78d7a90
TI
5192 spec->aloopback_ctl = stac92hd73xx_10ch_loopback;
5193 break;
c21ca4a8
TI
5194 }
5195 spec->multiout.dac_nids = spec->dac_nids;
e1f0d669 5196
e1f0d669
MR
5197 spec->aloopback_mask = 0x01;
5198 spec->aloopback_shift = 8;
5199
1cd2224c 5200 spec->digbeep_nid = 0x1c;
e1f0d669
MR
5201 spec->mux_nids = stac92hd73xx_mux_nids;
5202 spec->adc_nids = stac92hd73xx_adc_nids;
5203 spec->dmic_nids = stac92hd73xx_dmic_nids;
5204 spec->dmux_nids = stac92hd73xx_dmux_nids;
d9737751 5205 spec->smux_nids = stac92hd73xx_smux_nids;
e1f0d669
MR
5206
5207 spec->num_muxes = ARRAY_SIZE(stac92hd73xx_mux_nids);
5208 spec->num_adcs = ARRAY_SIZE(stac92hd73xx_adc_nids);
1697055e 5209 spec->num_dmuxes = ARRAY_SIZE(stac92hd73xx_dmux_nids);
2a9c7816 5210
6479c631
TI
5211 spec->num_caps = STAC92HD73XX_NUM_CAPS;
5212 spec->capvols = stac92hd73xx_capvols;
5213 spec->capsws = stac92hd73xx_capsws;
5214
a7662640 5215 switch (spec->board_config) {
6b3ab21e 5216 case STAC_DELL_EQ:
d654a660 5217 spec->init = dell_eq_core_init;
6b3ab21e 5218 /* fallthru */
661cd8fb
TI
5219 case STAC_DELL_M6_AMIC:
5220 case STAC_DELL_M6_DMIC:
5221 case STAC_DELL_M6_BOTH:
2a9c7816 5222 spec->num_smuxes = 0;
c0cea0d0 5223 spec->eapd_switch = 0;
6b3ab21e 5224
661cd8fb
TI
5225 switch (spec->board_config) {
5226 case STAC_DELL_M6_AMIC: /* Analog Mics */
330ee995 5227 snd_hda_codec_set_pincfg(codec, 0x0b, 0x90A70170);
a7662640
MR
5228 spec->num_dmics = 0;
5229 break;
661cd8fb 5230 case STAC_DELL_M6_DMIC: /* Digital Mics */
330ee995 5231 snd_hda_codec_set_pincfg(codec, 0x13, 0x90A60160);
a7662640
MR
5232 spec->num_dmics = 1;
5233 break;
661cd8fb 5234 case STAC_DELL_M6_BOTH: /* Both */
330ee995
TI
5235 snd_hda_codec_set_pincfg(codec, 0x0b, 0x90A70170);
5236 snd_hda_codec_set_pincfg(codec, 0x13, 0x90A60160);
a7662640
MR
5237 spec->num_dmics = 1;
5238 break;
5239 }
5240 break;
842ae638
TI
5241 case STAC_ALIENWARE_M17X:
5242 spec->num_dmics = STAC92HD73XX_NUM_DMICS;
5243 spec->num_smuxes = ARRAY_SIZE(stac92hd73xx_smux_nids);
5244 spec->eapd_switch = 0;
5245 break;
a7662640
MR
5246 default:
5247 spec->num_dmics = STAC92HD73XX_NUM_DMICS;
2a9c7816 5248 spec->num_smuxes = ARRAY_SIZE(stac92hd73xx_smux_nids);
c0cea0d0 5249 spec->eapd_switch = 1;
5207e10e 5250 break;
a7662640 5251 }
af6ee302 5252 if (spec->board_config != STAC_92HD73XX_REF) {
b2c4f4d7
MR
5253 /* GPIO0 High = Enable EAPD */
5254 spec->eapd_mask = spec->gpio_mask = spec->gpio_dir = 0x1;
5255 spec->gpio_data = 0x01;
5256 }
a7662640 5257
a64135a2
MR
5258 spec->num_pwrs = ARRAY_SIZE(stac92hd73xx_pwr_nids);
5259 spec->pwr_nids = stac92hd73xx_pwr_nids;
5260
d9737751 5261 err = stac92xx_parse_auto_config(codec, 0x25, 0x27);
e1f0d669
MR
5262
5263 if (!err) {
5264 if (spec->board_config < 0) {
5265 printk(KERN_WARNING "hda_codec: No auto-config is "
5266 "available, default to model=ref\n");
5267 spec->board_config = STAC_92HD73XX_REF;
5268 goto again;
5269 }
5270 err = -EINVAL;
5271 }
5272
5273 if (err < 0) {
5274 stac92xx_free(codec);
5275 return err;
5276 }
5277
9e43f0de
TI
5278 if (spec->board_config == STAC_92HD73XX_NO_JD)
5279 spec->hp_detect = 0;
5280
e1f0d669
MR
5281 codec->patch_ops = stac92xx_patch_ops;
5282
2d34e1b3
TI
5283 codec->proc_widget_hook = stac92hd7x_proc_hook;
5284
e1f0d669
MR
5285 return 0;
5286}
5287
d0513fc6
MR
5288static int patch_stac92hd83xxx(struct hda_codec *codec)
5289{
5290 struct sigmatel_spec *spec;
65557f35 5291 hda_nid_t conn[STAC92HD83_DAC_COUNT + 1];
d0513fc6 5292 int err;
65557f35 5293 int num_dacs;
d0513fc6
MR
5294
5295 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
5296 if (spec == NULL)
5297 return -ENOMEM;
5298
a252c81a 5299 codec->no_trigger_sense = 1;
d0513fc6 5300 codec->spec = spec;
0ffa9807 5301 codec->slave_dig_outs = stac92hd83xxx_slave_dig_outs;
d0513fc6 5302 spec->digbeep_nid = 0x21;
667067d8
TI
5303 spec->mux_nids = stac92hd83xxx_mux_nids;
5304 spec->num_muxes = ARRAY_SIZE(stac92hd83xxx_mux_nids);
d0513fc6 5305 spec->adc_nids = stac92hd83xxx_adc_nids;
7570ef18 5306 spec->num_adcs = ARRAY_SIZE(stac92hd83xxx_adc_nids);
d0513fc6
MR
5307 spec->pwr_nids = stac92hd83xxx_pwr_nids;
5308 spec->pwr_mapping = stac92hd83xxx_pwr_mapping;
5309 spec->num_pwrs = ARRAY_SIZE(stac92hd83xxx_pwr_nids);
c21ca4a8 5310 spec->multiout.dac_nids = spec->dac_nids;
d0513fc6
MR
5311
5312 spec->init = stac92hd83xxx_core_init;
d0513fc6 5313 spec->num_pins = ARRAY_SIZE(stac92hd83xxx_pin_nids);
d0513fc6 5314 spec->pin_nids = stac92hd83xxx_pin_nids;
6479c631
TI
5315 spec->num_caps = STAC92HD83XXX_NUM_CAPS;
5316 spec->capvols = stac92hd83xxx_capvols;
5317 spec->capsws = stac92hd83xxx_capsws;
5318
d0513fc6
MR
5319 spec->board_config = snd_hda_check_board_config(codec,
5320 STAC_92HD83XXX_MODELS,
5321 stac92hd83xxx_models,
5322 stac92hd83xxx_cfg_tbl);
5323again:
330ee995 5324 if (spec->board_config < 0)
9a11f1aa
TI
5325 snd_printdd(KERN_INFO "hda_codec: %s: BIOS auto-probing.\n",
5326 codec->chip_name);
330ee995
TI
5327 else
5328 stac92xx_set_config_regs(codec,
af9f341a 5329 stac92hd83xxx_brd_tbl[spec->board_config]);
d0513fc6 5330
32ed3f46 5331 switch (codec->vendor_id) {
36706005
CC
5332 case 0x111d7666:
5333 case 0x111d7667:
5334 case 0x111d7668:
5335 case 0x111d7669:
5336 spec->num_pins = ARRAY_SIZE(stac92hd88xxx_pin_nids);
5337 spec->pin_nids = stac92hd88xxx_pin_nids;
5338 spec->mono_nid = 0;
5339 spec->digbeep_nid = 0;
5340 spec->num_pwrs = 0;
5341 break;
32ed3f46 5342 case 0x111d7604:
a9694faa 5343 case 0x111d76d4:
32ed3f46 5344 case 0x111d7605:
ff2e7337 5345 case 0x111d76d5:
32ed3f46
MR
5346 if (spec->board_config == STAC_92HD83XXX_PWR_REF)
5347 break;
5348 spec->num_pwrs = 0;
5349 break;
5350 }
5351
b4e81876
TI
5352 codec->patch_ops = stac92xx_patch_ops;
5353
5354 if (spec->board_config == STAC_92HD83XXX_HP)
5355 spec->gpio_led = 0x01;
5356
e108c7b7
VK
5357 if (find_mute_led_gpio(codec))
5358 snd_printd("mute LED gpio %d polarity %d\n",
5359 spec->gpio_led,
5360 spec->gpio_led_polarity);
5361
b4e81876
TI
5362#ifdef CONFIG_SND_HDA_POWER_SAVE
5363 if (spec->gpio_led) {
5364 spec->gpio_mask |= spec->gpio_led;
5365 spec->gpio_dir |= spec->gpio_led;
5366 spec->gpio_data |= spec->gpio_led;
5367 /* register check_power_status callback. */
5368 codec->patch_ops.check_power_status =
5369 idt92hd83xxx_hp_check_power_status;
5370 }
5371#endif
5372
d0513fc6
MR
5373 err = stac92xx_parse_auto_config(codec, 0x1d, 0);
5374 if (!err) {
5375 if (spec->board_config < 0) {
5376 printk(KERN_WARNING "hda_codec: No auto-config is "
5377 "available, default to model=ref\n");
5378 spec->board_config = STAC_92HD83XXX_REF;
5379 goto again;
5380 }
5381 err = -EINVAL;
5382 }
5383
5384 if (err < 0) {
5385 stac92xx_free(codec);
5386 return err;
5387 }
5388
04b5efe5
CC
5389 /* docking output support */
5390 num_dacs = snd_hda_get_connections(codec, 0xF,
8bb0ac55 5391 conn, STAC92HD83_DAC_COUNT + 1) - 1;
04b5efe5
CC
5392 /* skip non-DAC connections */
5393 while (num_dacs >= 0 &&
5394 (get_wcaps_type(get_wcaps(codec, conn[num_dacs]))
5395 != AC_WID_AUD_OUT))
5396 num_dacs--;
5397 /* set port E and F to select the last DAC */
5398 if (num_dacs >= 0) {
5399 snd_hda_codec_write_cache(codec, 0xE, 0,
5400 AC_VERB_SET_CONNECT_SEL, num_dacs);
5401 snd_hda_codec_write_cache(codec, 0xF, 0,
8bb0ac55 5402 AC_VERB_SET_CONNECT_SEL, num_dacs);
04b5efe5 5403 }
8bb0ac55 5404
2d34e1b3
TI
5405 codec->proc_widget_hook = stac92hd_proc_hook;
5406
d0513fc6
MR
5407 return 0;
5408}
5409
330ee995
TI
5410/* get the pin connection (fixed, none, etc) */
5411static unsigned int stac_get_defcfg_connect(struct hda_codec *codec, int idx)
5412{
5413 struct sigmatel_spec *spec = codec->spec;
5414 unsigned int cfg;
5415
5416 cfg = snd_hda_codec_get_pincfg(codec, spec->pin_nids[idx]);
5417 return get_defcfg_connect(cfg);
5418}
5419
6df703ae
HRK
5420static int stac92hd71bxx_connected_ports(struct hda_codec *codec,
5421 hda_nid_t *nids, int num_nids)
5422{
5423 struct sigmatel_spec *spec = codec->spec;
5424 int idx, num;
5425 unsigned int def_conf;
5426
5427 for (num = 0; num < num_nids; num++) {
5428 for (idx = 0; idx < spec->num_pins; idx++)
5429 if (spec->pin_nids[idx] == nids[num])
5430 break;
5431 if (idx >= spec->num_pins)
5432 break;
330ee995 5433 def_conf = stac_get_defcfg_connect(codec, idx);
6df703ae
HRK
5434 if (def_conf == AC_JACK_PORT_NONE)
5435 break;
5436 }
5437 return num;
5438}
5439
5440static int stac92hd71bxx_connected_smuxes(struct hda_codec *codec,
5441 hda_nid_t dig0pin)
5442{
5443 struct sigmatel_spec *spec = codec->spec;
5444 int idx;
5445
5446 for (idx = 0; idx < spec->num_pins; idx++)
5447 if (spec->pin_nids[idx] == dig0pin)
5448 break;
5449 if ((idx + 2) >= spec->num_pins)
5450 return 0;
5451
5452 /* dig1pin case */
330ee995 5453 if (stac_get_defcfg_connect(codec, idx + 1) != AC_JACK_PORT_NONE)
6df703ae
HRK
5454 return 2;
5455
5456 /* dig0pin + dig2pin case */
330ee995 5457 if (stac_get_defcfg_connect(codec, idx + 2) != AC_JACK_PORT_NONE)
6df703ae 5458 return 2;
330ee995 5459 if (stac_get_defcfg_connect(codec, idx) != AC_JACK_PORT_NONE)
6df703ae
HRK
5460 return 1;
5461 else
5462 return 0;
5463}
5464
75d1aeb9
TI
5465/* HP dv7 bass switch - GPIO5 */
5466#define stac_hp_bass_gpio_info snd_ctl_boolean_mono_info
5467static int stac_hp_bass_gpio_get(struct snd_kcontrol *kcontrol,
5468 struct snd_ctl_elem_value *ucontrol)
5469{
5470 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
5471 struct sigmatel_spec *spec = codec->spec;
5472 ucontrol->value.integer.value[0] = !!(spec->gpio_data & 0x20);
5473 return 0;
5474}
5475
5476static int stac_hp_bass_gpio_put(struct snd_kcontrol *kcontrol,
5477 struct snd_ctl_elem_value *ucontrol)
5478{
5479 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
5480 struct sigmatel_spec *spec = codec->spec;
5481 unsigned int gpio_data;
5482
5483 gpio_data = (spec->gpio_data & ~0x20) |
5484 (ucontrol->value.integer.value[0] ? 0x20 : 0);
5485 if (gpio_data == spec->gpio_data)
5486 return 0;
5487 spec->gpio_data = gpio_data;
5488 stac_gpio_set(codec, spec->gpio_mask, spec->gpio_dir, spec->gpio_data);
5489 return 1;
5490}
5491
5492static struct snd_kcontrol_new stac_hp_bass_sw_ctrl = {
5493 .iface = SNDRV_CTL_ELEM_IFACE_MIXER,
5494 .info = stac_hp_bass_gpio_info,
5495 .get = stac_hp_bass_gpio_get,
5496 .put = stac_hp_bass_gpio_put,
5497};
5498
5499static int stac_add_hp_bass_switch(struct hda_codec *codec)
5500{
5501 struct sigmatel_spec *spec = codec->spec;
5502
5503 if (!stac_control_new(spec, &stac_hp_bass_sw_ctrl,
5504 "Bass Speaker Playback Switch", 0))
5505 return -ENOMEM;
5506
5507 spec->gpio_mask |= 0x20;
5508 spec->gpio_dir |= 0x20;
5509 spec->gpio_data |= 0x20;
5510 return 0;
5511}
5512
e035b841
MR
5513static int patch_stac92hd71bxx(struct hda_codec *codec)
5514{
5515 struct sigmatel_spec *spec;
ca8d33fc 5516 struct hda_verb *unmute_init = stac92hd71bxx_unmute_core_init;
5bdaaada 5517 unsigned int pin_cfg;
e035b841
MR
5518 int err = 0;
5519
5520 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
5521 if (spec == NULL)
5522 return -ENOMEM;
5523
a252c81a 5524 codec->no_trigger_sense = 1;
e035b841 5525 codec->spec = spec;
8daaaa97 5526 codec->patch_ops = stac92xx_patch_ops;
616f89e7
HRK
5527 spec->num_pins = STAC92HD71BXX_NUM_PINS;
5528 switch (codec->vendor_id) {
5529 case 0x111d76b6:
5530 case 0x111d76b7:
5531 spec->pin_nids = stac92hd71bxx_pin_nids_4port;
5532 break;
5533 case 0x111d7603:
5534 case 0x111d7608:
5535 /* On 92HD75Bx 0x27 isn't a pin nid */
5536 spec->num_pins--;
5537 /* fallthrough */
5538 default:
5539 spec->pin_nids = stac92hd71bxx_pin_nids_6port;
5540 }
aafc4412 5541 spec->num_pwrs = ARRAY_SIZE(stac92hd71bxx_pwr_nids);
e035b841
MR
5542 spec->board_config = snd_hda_check_board_config(codec,
5543 STAC_92HD71BXX_MODELS,
5544 stac92hd71bxx_models,
5545 stac92hd71bxx_cfg_tbl);
5546again:
330ee995 5547 if (spec->board_config < 0)
9a11f1aa
TI
5548 snd_printdd(KERN_INFO "hda_codec: %s: BIOS auto-probing.\n",
5549 codec->chip_name);
330ee995
TI
5550 else
5551 stac92xx_set_config_regs(codec,
af9f341a 5552 stac92hd71bxx_brd_tbl[spec->board_config]);
e035b841 5553
fc64b26c 5554 if (spec->board_config != STAC_92HD71BXX_REF) {
41c3b648
TI
5555 /* GPIO0 = EAPD */
5556 spec->gpio_mask = 0x01;
5557 spec->gpio_dir = 0x01;
5558 spec->gpio_data = 0x01;
5559 }
5560
6df703ae
HRK
5561 spec->dmic_nids = stac92hd71bxx_dmic_nids;
5562 spec->dmux_nids = stac92hd71bxx_dmux_nids;
5563
6479c631
TI
5564 spec->num_caps = STAC92HD71BXX_NUM_CAPS;
5565 spec->capvols = stac92hd71bxx_capvols;
5566 spec->capsws = stac92hd71bxx_capsws;
5567
541eee87
MR
5568 switch (codec->vendor_id) {
5569 case 0x111d76b6: /* 4 Port without Analog Mixer */
5570 case 0x111d76b7:
23c7b521
HRK
5571 unmute_init++;
5572 /* fallthru */
541eee87
MR
5573 case 0x111d76b4: /* 6 Port without Analog Mixer */
5574 case 0x111d76b5:
541eee87 5575 spec->init = stac92hd71bxx_core_init;
0ffa9807 5576 codec->slave_dig_outs = stac92hd71bxx_slave_dig_outs;
6df703ae
HRK
5577 spec->num_dmics = stac92hd71bxx_connected_ports(codec,
5578 stac92hd71bxx_dmic_nids,
5579 STAC92HD71BXX_NUM_DMICS);
541eee87 5580 break;
aafc4412 5581 case 0x111d7608: /* 5 Port with Analog Mixer */
8e5f262b
TI
5582 switch (spec->board_config) {
5583 case STAC_HP_M4:
72474be6 5584 /* Enable VREF power saving on GPIO1 detect */
c6e4c666
TI
5585 err = stac_add_event(spec, codec->afg,
5586 STAC_VREF_EVENT, 0x02);
5587 if (err < 0)
5588 return err;
c5d08bb5 5589 snd_hda_codec_write_cache(codec, codec->afg, 0,
72474be6
MR
5590 AC_VERB_SET_GPIO_UNSOLICITED_RSP_MASK, 0x02);
5591 snd_hda_codec_write_cache(codec, codec->afg, 0,
74aeaabc 5592 AC_VERB_SET_UNSOLICITED_ENABLE,
c6e4c666 5593 AC_USRSP_EN | err);
72474be6
MR
5594 spec->gpio_mask |= 0x02;
5595 break;
5596 }
8daaaa97 5597 if ((codec->revision_id & 0xf) == 0 ||
8c2f767b 5598 (codec->revision_id & 0xf) == 1)
8daaaa97 5599 spec->stream_delay = 40; /* 40 milliseconds */
8daaaa97 5600
aafc4412
MR
5601 /* no output amps */
5602 spec->num_pwrs = 0;
aafc4412 5603 /* disable VSW */
26a27980 5604 spec->init = stac92hd71bxx_core_init;
ca8d33fc 5605 unmute_init++;
330ee995
TI
5606 snd_hda_codec_set_pincfg(codec, 0x0f, 0x40f000f0);
5607 snd_hda_codec_set_pincfg(codec, 0x19, 0x40f000f3);
6df703ae
HRK
5608 stac92hd71bxx_dmic_nids[STAC92HD71BXX_NUM_DMICS - 1] = 0;
5609 spec->num_dmics = stac92hd71bxx_connected_ports(codec,
5610 stac92hd71bxx_dmic_nids,
5611 STAC92HD71BXX_NUM_DMICS - 1);
aafc4412
MR
5612 break;
5613 case 0x111d7603: /* 6 Port with Analog Mixer */
8c2f767b 5614 if ((codec->revision_id & 0xf) == 1)
8daaaa97 5615 spec->stream_delay = 40; /* 40 milliseconds */
8daaaa97 5616
aafc4412
MR
5617 /* no output amps */
5618 spec->num_pwrs = 0;
5619 /* fallthru */
541eee87 5620 default:
26a27980 5621 spec->init = stac92hd71bxx_core_init;
0ffa9807 5622 codec->slave_dig_outs = stac92hd71bxx_slave_dig_outs;
6df703ae
HRK
5623 spec->num_dmics = stac92hd71bxx_connected_ports(codec,
5624 stac92hd71bxx_dmic_nids,
5625 STAC92HD71BXX_NUM_DMICS);
5207e10e 5626 break;
541eee87
MR
5627 }
5628
ca8d33fc
MR
5629 if (get_wcaps(codec, 0xa) & AC_WCAP_IN_AMP)
5630 snd_hda_sequence_write_cache(codec, unmute_init);
5631
b20f3b83
TI
5632 /* Some HP machines seem to have unstable codec communications
5633 * especially with ATI fglrx driver. For recovering from the
5634 * CORB/RIRB stall, allow the BUS reset and keep always sync
5635 */
5636 if (spec->board_config == STAC_HP_DV5) {
5637 codec->bus->sync_write = 1;
5638 codec->bus->allow_bus_reset = 1;
5639 }
5640
d78d7a90 5641 spec->aloopback_ctl = stac92hd71bxx_loopback;
4b33c767 5642 spec->aloopback_mask = 0x50;
541eee87
MR
5643 spec->aloopback_shift = 0;
5644
8daaaa97 5645 spec->powerdown_adcs = 1;
1cd2224c 5646 spec->digbeep_nid = 0x26;
e035b841
MR
5647 spec->mux_nids = stac92hd71bxx_mux_nids;
5648 spec->adc_nids = stac92hd71bxx_adc_nids;
d9737751 5649 spec->smux_nids = stac92hd71bxx_smux_nids;
aafc4412 5650 spec->pwr_nids = stac92hd71bxx_pwr_nids;
e035b841
MR
5651
5652 spec->num_muxes = ARRAY_SIZE(stac92hd71bxx_mux_nids);
5653 spec->num_adcs = ARRAY_SIZE(stac92hd71bxx_adc_nids);
5207e10e 5654 spec->num_dmuxes = ARRAY_SIZE(stac92hd71bxx_dmux_nids);
6df703ae 5655 spec->num_smuxes = stac92hd71bxx_connected_smuxes(codec, 0x1e);
e035b841 5656
d38cce70
KG
5657 snd_printdd("Found board config: %d\n", spec->board_config);
5658
6a14f585
MR
5659 switch (spec->board_config) {
5660 case STAC_HP_M4:
6a14f585 5661 /* enable internal microphone */
330ee995 5662 snd_hda_codec_set_pincfg(codec, 0x0e, 0x01813040);
b9aea715
MR
5663 stac92xx_auto_set_pinctl(codec, 0x0e,
5664 AC_PINCTL_IN_EN | AC_PINCTL_VREF_80);
3a7abfd2
MR
5665 /* fallthru */
5666 case STAC_DELL_M4_2:
5667 spec->num_dmics = 0;
5668 spec->num_smuxes = 0;
5669 spec->num_dmuxes = 0;
5670 break;
5671 case STAC_DELL_M4_1:
5672 case STAC_DELL_M4_3:
5673 spec->num_dmics = 1;
5674 spec->num_smuxes = 0;
ea18aa46 5675 spec->num_dmuxes = 1;
6a14f585 5676 break;
514bf54c
JG
5677 case STAC_HP_DV4_1222NR:
5678 spec->num_dmics = 1;
5679 /* I don't know if it needs 1 or 2 smuxes - will wait for
5680 * bug reports to fix if needed
5681 */
5682 spec->num_smuxes = 1;
5683 spec->num_dmuxes = 1;
86d190e7 5684 spec->gpio_led = 0x01;
514bf54c 5685 /* fallthrough */
e2ea57a8 5686 case STAC_HP_DV5:
330ee995 5687 snd_hda_codec_set_pincfg(codec, 0x0d, 0x90170010);
e2ea57a8 5688 stac92xx_auto_set_pinctl(codec, 0x0d, AC_PINCTL_OUT_EN);
6e34c033
TI
5689 /* HP dv6 gives the headphone pin as a line-out. Thus we
5690 * need to set hp_detect flag here to force to enable HP
5691 * detection.
5692 */
5693 spec->hp_detect = 1;
e2ea57a8 5694 break;
ae6241fb
CP
5695 case STAC_HP_HDX:
5696 spec->num_dmics = 1;
5697 spec->num_dmuxes = 1;
5698 spec->num_smuxes = 1;
443e26d0 5699 /* orange/white mute led on GPIO3, orange=0, white=1 */
86d190e7
TI
5700 spec->gpio_led = 0x08;
5701 break;
5702 }
443e26d0 5703
c357aab0 5704 if (hp_blike_system(codec->subsystem_id)) {
5bdaaada
VK
5705 pin_cfg = snd_hda_codec_get_pincfg(codec, 0x0f);
5706 if (get_defcfg_device(pin_cfg) == AC_JACK_LINE_OUT ||
5707 get_defcfg_device(pin_cfg) == AC_JACK_SPEAKER ||
5708 get_defcfg_device(pin_cfg) == AC_JACK_HP_OUT) {
5709 /* It was changed in the BIOS to just satisfy MS DTM.
5710 * Lets turn it back into slaved HP
5711 */
5712 pin_cfg = (pin_cfg & (~AC_DEFCFG_DEVICE))
5713 | (AC_JACK_HP_OUT <<
5714 AC_DEFCFG_DEVICE_SHIFT);
5715 pin_cfg = (pin_cfg & (~(AC_DEFCFG_DEF_ASSOC
5716 | AC_DEFCFG_SEQUENCE)))
5717 | 0x1f;
5718 snd_hda_codec_set_pincfg(codec, 0x0f, pin_cfg);
5719 }
5720 }
5721
c357aab0
VK
5722 if (find_mute_led_gpio(codec))
5723 snd_printd("mute LED gpio %d polarity %d\n",
5724 spec->gpio_led,
5725 spec->gpio_led_polarity);
5bdaaada 5726
86d190e7
TI
5727#ifdef CONFIG_SND_HDA_POWER_SAVE
5728 if (spec->gpio_led) {
5729 spec->gpio_mask |= spec->gpio_led;
5730 spec->gpio_dir |= spec->gpio_led;
5731 spec->gpio_data |= spec->gpio_led;
443e26d0 5732 /* register check_power_status callback. */
6fce61ae 5733 codec->patch_ops.check_power_status =
86d190e7
TI
5734 stac92xx_hp_check_power_status;
5735 }
443e26d0 5736#endif
6a14f585 5737
c21ca4a8 5738 spec->multiout.dac_nids = spec->dac_nids;
e035b841 5739
29d4ab4d 5740 err = stac92xx_parse_auto_config(codec, 0x21, 0);
e035b841
MR
5741 if (!err) {
5742 if (spec->board_config < 0) {
5743 printk(KERN_WARNING "hda_codec: No auto-config is "
5744 "available, default to model=ref\n");
5745 spec->board_config = STAC_92HD71BXX_REF;
5746 goto again;
5747 }
5748 err = -EINVAL;
5749 }
5750
5751 if (err < 0) {
5752 stac92xx_free(codec);
5753 return err;
5754 }
5755
75d1aeb9
TI
5756 /* enable bass on HP dv7 */
5757 if (spec->board_config == STAC_HP_DV5) {
5758 unsigned int cap;
5759 cap = snd_hda_param_read(codec, 0x1, AC_PAR_GPIO_CAP);
5760 cap &= AC_GPIO_IO_COUNT;
5761 if (cap >= 6)
5762 stac_add_hp_bass_switch(codec);
5763 }
5764
2d34e1b3
TI
5765 codec->proc_widget_hook = stac92hd7x_proc_hook;
5766
e035b841 5767 return 0;
86d190e7 5768}
e035b841 5769
2f2f4251
M
5770static int patch_stac922x(struct hda_codec *codec)
5771{
5772 struct sigmatel_spec *spec;
c7d4b2fa 5773 int err;
2f2f4251 5774
e560d8d8 5775 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
2f2f4251
M
5776 if (spec == NULL)
5777 return -ENOMEM;
5778
a252c81a 5779 codec->no_trigger_sense = 1;
2f2f4251 5780 codec->spec = spec;
a4eed138 5781 spec->num_pins = ARRAY_SIZE(stac922x_pin_nids);
11b44bbd 5782 spec->pin_nids = stac922x_pin_nids;
f5fcc13c
TI
5783 spec->board_config = snd_hda_check_board_config(codec, STAC_922X_MODELS,
5784 stac922x_models,
5785 stac922x_cfg_tbl);
536319af 5786 if (spec->board_config == STAC_INTEL_MAC_AUTO) {
4fe5195c
MR
5787 spec->gpio_mask = spec->gpio_dir = 0x03;
5788 spec->gpio_data = 0x03;
3fc24d85
TI
5789 /* Intel Macs have all same PCI SSID, so we need to check
5790 * codec SSID to distinguish the exact models
5791 */
6f0778d8 5792 printk(KERN_INFO "hda_codec: STAC922x, Apple subsys_id=%x\n", codec->subsystem_id);
3fc24d85 5793 switch (codec->subsystem_id) {
5d5d3bc3
IZ
5794
5795 case 0x106b0800:
5796 spec->board_config = STAC_INTEL_MAC_V1;
c45e20eb 5797 break;
5d5d3bc3
IZ
5798 case 0x106b0600:
5799 case 0x106b0700:
5800 spec->board_config = STAC_INTEL_MAC_V2;
6f0778d8 5801 break;
5d5d3bc3
IZ
5802 case 0x106b0e00:
5803 case 0x106b0f00:
5804 case 0x106b1600:
5805 case 0x106b1700:
5806 case 0x106b0200:
5807 case 0x106b1e00:
5808 spec->board_config = STAC_INTEL_MAC_V3;
3fc24d85 5809 break;
5d5d3bc3
IZ
5810 case 0x106b1a00:
5811 case 0x00000100:
5812 spec->board_config = STAC_INTEL_MAC_V4;
f16928fb 5813 break;
5d5d3bc3
IZ
5814 case 0x106b0a00:
5815 case 0x106b2200:
5816 spec->board_config = STAC_INTEL_MAC_V5;
0dae0f83 5817 break;
536319af
NB
5818 default:
5819 spec->board_config = STAC_INTEL_MAC_V3;
5820 break;
3fc24d85
TI
5821 }
5822 }
5823
9e507abd 5824 again:
330ee995 5825 if (spec->board_config < 0)
9a11f1aa
TI
5826 snd_printdd(KERN_INFO "hda_codec: %s: BIOS auto-probing.\n",
5827 codec->chip_name);
330ee995
TI
5828 else
5829 stac92xx_set_config_regs(codec,
af9f341a 5830 stac922x_brd_tbl[spec->board_config]);
2f2f4251 5831
c7d4b2fa
M
5832 spec->adc_nids = stac922x_adc_nids;
5833 spec->mux_nids = stac922x_mux_nids;
2549413e 5834 spec->num_muxes = ARRAY_SIZE(stac922x_mux_nids);
9e05b7a3 5835 spec->num_adcs = ARRAY_SIZE(stac922x_adc_nids);
8b65727b 5836 spec->num_dmics = 0;
a64135a2 5837 spec->num_pwrs = 0;
c7d4b2fa
M
5838
5839 spec->init = stac922x_core_init;
6479c631
TI
5840
5841 spec->num_caps = STAC922X_NUM_CAPS;
5842 spec->capvols = stac922x_capvols;
5843 spec->capsws = stac922x_capsws;
c7d4b2fa
M
5844
5845 spec->multiout.dac_nids = spec->dac_nids;
19039bd0 5846
3cc08dc6 5847 err = stac92xx_parse_auto_config(codec, 0x08, 0x09);
9e507abd
TI
5848 if (!err) {
5849 if (spec->board_config < 0) {
5850 printk(KERN_WARNING "hda_codec: No auto-config is "
5851 "available, default to model=ref\n");
5852 spec->board_config = STAC_D945_REF;
5853 goto again;
5854 }
5855 err = -EINVAL;
5856 }
3cc08dc6
MP
5857 if (err < 0) {
5858 stac92xx_free(codec);
5859 return err;
5860 }
5861
5862 codec->patch_ops = stac92xx_patch_ops;
5863
807a4636
TI
5864 /* Fix Mux capture level; max to 2 */
5865 snd_hda_override_amp_caps(codec, 0x12, HDA_OUTPUT,
5866 (0 << AC_AMPCAP_OFFSET_SHIFT) |
5867 (2 << AC_AMPCAP_NUM_STEPS_SHIFT) |
5868 (0x27 << AC_AMPCAP_STEP_SIZE_SHIFT) |
5869 (0 << AC_AMPCAP_MUTE_SHIFT));
5870
3cc08dc6
MP
5871 return 0;
5872}
5873
5874static int patch_stac927x(struct hda_codec *codec)
5875{
5876 struct sigmatel_spec *spec;
5877 int err;
5878
5879 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
5880 if (spec == NULL)
5881 return -ENOMEM;
5882
a252c81a 5883 codec->no_trigger_sense = 1;
3cc08dc6 5884 codec->spec = spec;
45c1d85b 5885 codec->slave_dig_outs = stac927x_slave_dig_outs;
a4eed138 5886 spec->num_pins = ARRAY_SIZE(stac927x_pin_nids);
11b44bbd 5887 spec->pin_nids = stac927x_pin_nids;
f5fcc13c
TI
5888 spec->board_config = snd_hda_check_board_config(codec, STAC_927X_MODELS,
5889 stac927x_models,
5890 stac927x_cfg_tbl);
9e507abd 5891 again:
330ee995 5892 if (spec->board_config < 0)
9a11f1aa
TI
5893 snd_printdd(KERN_INFO "hda_codec: %s: BIOS auto-probing.\n",
5894 codec->chip_name);
330ee995
TI
5895 else
5896 stac92xx_set_config_regs(codec,
af9f341a 5897 stac927x_brd_tbl[spec->board_config]);
3cc08dc6 5898
1cd2224c 5899 spec->digbeep_nid = 0x23;
8e9068b1
MR
5900 spec->adc_nids = stac927x_adc_nids;
5901 spec->num_adcs = ARRAY_SIZE(stac927x_adc_nids);
5902 spec->mux_nids = stac927x_mux_nids;
5903 spec->num_muxes = ARRAY_SIZE(stac927x_mux_nids);
d9737751
MR
5904 spec->smux_nids = stac927x_smux_nids;
5905 spec->num_smuxes = ARRAY_SIZE(stac927x_smux_nids);
65973632 5906 spec->spdif_labels = stac927x_spdif_labels;
b76c850f 5907 spec->dac_list = stac927x_dac_nids;
8e9068b1
MR
5908 spec->multiout.dac_nids = spec->dac_nids;
5909
af6ee302
TI
5910 if (spec->board_config != STAC_D965_REF) {
5911 /* GPIO0 High = Enable EAPD */
5912 spec->eapd_mask = spec->gpio_mask = 0x01;
5913 spec->gpio_dir = spec->gpio_data = 0x01;
5914 }
5915
81d3dbde 5916 switch (spec->board_config) {
93ed1503 5917 case STAC_D965_3ST:
93ed1503 5918 case STAC_D965_5ST:
8e9068b1 5919 /* GPIO0 High = Enable EAPD */
8e9068b1 5920 spec->num_dmics = 0;
93ed1503 5921 spec->init = d965_core_init;
81d3dbde 5922 break;
8e9068b1 5923 case STAC_DELL_BIOS:
780c8be4
MR
5924 switch (codec->subsystem_id) {
5925 case 0x10280209:
5926 case 0x1028022e:
5927 /* correct the device field to SPDIF out */
330ee995 5928 snd_hda_codec_set_pincfg(codec, 0x21, 0x01442070);
780c8be4 5929 break;
86d190e7 5930 }
03d7ca17 5931 /* configure the analog microphone on some laptops */
330ee995 5932 snd_hda_codec_set_pincfg(codec, 0x0c, 0x90a79130);
2f32d909 5933 /* correct the front output jack as a hp out */
330ee995 5934 snd_hda_codec_set_pincfg(codec, 0x0f, 0x0227011f);
c481fca3 5935 /* correct the front input jack as a mic */
330ee995 5936 snd_hda_codec_set_pincfg(codec, 0x0e, 0x02a79130);
c481fca3 5937 /* fallthru */
8e9068b1 5938 case STAC_DELL_3ST:
af6ee302
TI
5939 if (codec->subsystem_id != 0x1028022f) {
5940 /* GPIO2 High = Enable EAPD */
5941 spec->eapd_mask = spec->gpio_mask = 0x04;
5942 spec->gpio_dir = spec->gpio_data = 0x04;
5943 }
7f16859a
MR
5944 spec->dmic_nids = stac927x_dmic_nids;
5945 spec->num_dmics = STAC927X_NUM_DMICS;
f1f208d0 5946
ccca7cdc 5947 spec->init = dell_3st_core_init;
8e9068b1 5948 spec->dmux_nids = stac927x_dmux_nids;
1697055e 5949 spec->num_dmuxes = ARRAY_SIZE(stac927x_dmux_nids);
7f16859a 5950 break;
54930531
TI
5951 case STAC_927X_VOLKNOB:
5952 spec->num_dmics = 0;
5953 spec->init = stac927x_volknob_core_init;
5954 break;
7f16859a 5955 default:
8e9068b1 5956 spec->num_dmics = 0;
8e9068b1 5957 spec->init = stac927x_core_init;
af6ee302 5958 break;
7f16859a
MR
5959 }
5960
6479c631
TI
5961 spec->num_caps = STAC927X_NUM_CAPS;
5962 spec->capvols = stac927x_capvols;
5963 spec->capsws = stac927x_capsws;
5964
a64135a2 5965 spec->num_pwrs = 0;
d78d7a90 5966 spec->aloopback_ctl = stac927x_loopback;
e1f0d669
MR
5967 spec->aloopback_mask = 0x40;
5968 spec->aloopback_shift = 0;
c0cea0d0 5969 spec->eapd_switch = 1;
8e9068b1 5970
3cc08dc6 5971 err = stac92xx_parse_auto_config(codec, 0x1e, 0x20);
9e507abd
TI
5972 if (!err) {
5973 if (spec->board_config < 0) {
5974 printk(KERN_WARNING "hda_codec: No auto-config is "
5975 "available, default to model=ref\n");
5976 spec->board_config = STAC_D965_REF;
5977 goto again;
5978 }
5979 err = -EINVAL;
5980 }
c7d4b2fa
M
5981 if (err < 0) {
5982 stac92xx_free(codec);
5983 return err;
5984 }
2f2f4251
M
5985
5986 codec->patch_ops = stac92xx_patch_ops;
5987
2d34e1b3
TI
5988 codec->proc_widget_hook = stac927x_proc_hook;
5989
52987656
TI
5990 /*
5991 * !!FIXME!!
5992 * The STAC927x seem to require fairly long delays for certain
5993 * command sequences. With too short delays (even if the answer
5994 * is set to RIRB properly), it results in the silence output
5995 * on some hardwares like Dell.
5996 *
5997 * The below flag enables the longer delay (see get_response
5998 * in hda_intel.c).
5999 */
6000 codec->bus->needs_damn_long_delay = 1;
6001
e28d8322
TI
6002 /* no jack detecion for ref-no-jd model */
6003 if (spec->board_config == STAC_D965_REF_NO_JD)
6004 spec->hp_detect = 0;
6005
2f2f4251
M
6006 return 0;
6007}
6008
f3302a59
MP
6009static int patch_stac9205(struct hda_codec *codec)
6010{
6011 struct sigmatel_spec *spec;
8259980e 6012 int err;
f3302a59
MP
6013
6014 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
6015 if (spec == NULL)
6016 return -ENOMEM;
6017
a252c81a 6018 codec->no_trigger_sense = 1;
f3302a59 6019 codec->spec = spec;
a4eed138 6020 spec->num_pins = ARRAY_SIZE(stac9205_pin_nids);
11b44bbd 6021 spec->pin_nids = stac9205_pin_nids;
f5fcc13c
TI
6022 spec->board_config = snd_hda_check_board_config(codec, STAC_9205_MODELS,
6023 stac9205_models,
6024 stac9205_cfg_tbl);
9e507abd 6025 again:
330ee995 6026 if (spec->board_config < 0)
9a11f1aa
TI
6027 snd_printdd(KERN_INFO "hda_codec: %s: BIOS auto-probing.\n",
6028 codec->chip_name);
330ee995
TI
6029 else
6030 stac92xx_set_config_regs(codec,
af9f341a 6031 stac9205_brd_tbl[spec->board_config]);
f3302a59 6032
1cd2224c 6033 spec->digbeep_nid = 0x23;
f3302a59 6034 spec->adc_nids = stac9205_adc_nids;
9e05b7a3 6035 spec->num_adcs = ARRAY_SIZE(stac9205_adc_nids);
f3302a59 6036 spec->mux_nids = stac9205_mux_nids;
2549413e 6037 spec->num_muxes = ARRAY_SIZE(stac9205_mux_nids);
d9737751
MR
6038 spec->smux_nids = stac9205_smux_nids;
6039 spec->num_smuxes = ARRAY_SIZE(stac9205_smux_nids);
8b65727b 6040 spec->dmic_nids = stac9205_dmic_nids;
f6e9852a 6041 spec->num_dmics = STAC9205_NUM_DMICS;
e1f0d669 6042 spec->dmux_nids = stac9205_dmux_nids;
1697055e 6043 spec->num_dmuxes = ARRAY_SIZE(stac9205_dmux_nids);
a64135a2 6044 spec->num_pwrs = 0;
f3302a59
MP
6045
6046 spec->init = stac9205_core_init;
d78d7a90 6047 spec->aloopback_ctl = stac9205_loopback;
f3302a59 6048
6479c631
TI
6049 spec->num_caps = STAC9205_NUM_CAPS;
6050 spec->capvols = stac9205_capvols;
6051 spec->capsws = stac9205_capsws;
6052
e1f0d669
MR
6053 spec->aloopback_mask = 0x40;
6054 spec->aloopback_shift = 0;
d9a4268e
TI
6055 /* Turn on/off EAPD per HP plugging */
6056 if (spec->board_config != STAC_9205_EAPD)
6057 spec->eapd_switch = 1;
f3302a59 6058 spec->multiout.dac_nids = spec->dac_nids;
87d48363 6059
ae0a8ed8 6060 switch (spec->board_config){
ae0a8ed8 6061 case STAC_9205_DELL_M43:
87d48363 6062 /* Enable SPDIF in/out */
330ee995
TI
6063 snd_hda_codec_set_pincfg(codec, 0x1f, 0x01441030);
6064 snd_hda_codec_set_pincfg(codec, 0x20, 0x1c410030);
87d48363 6065
4fe5195c 6066 /* Enable unsol response for GPIO4/Dock HP connection */
c6e4c666
TI
6067 err = stac_add_event(spec, codec->afg, STAC_VREF_EVENT, 0x01);
6068 if (err < 0)
6069 return err;
c5d08bb5 6070 snd_hda_codec_write_cache(codec, codec->afg, 0,
4fe5195c
MR
6071 AC_VERB_SET_GPIO_UNSOLICITED_RSP_MASK, 0x10);
6072 snd_hda_codec_write_cache(codec, codec->afg, 0,
c6e4c666
TI
6073 AC_VERB_SET_UNSOLICITED_ENABLE,
6074 AC_USRSP_EN | err);
4fe5195c
MR
6075
6076 spec->gpio_dir = 0x0b;
0fc9dec4 6077 spec->eapd_mask = 0x01;
4fe5195c
MR
6078 spec->gpio_mask = 0x1b;
6079 spec->gpio_mute = 0x10;
e2e7d624 6080 /* GPIO0 High = EAPD, GPIO1 Low = Headphone Mute,
4fe5195c 6081 * GPIO3 Low = DRM
87d48363 6082 */
4fe5195c 6083 spec->gpio_data = 0x01;
ae0a8ed8 6084 break;
b2c4f4d7
MR
6085 case STAC_9205_REF:
6086 /* SPDIF-In enabled */
6087 break;
ae0a8ed8
TD
6088 default:
6089 /* GPIO0 High = EAPD */
0fc9dec4 6090 spec->eapd_mask = spec->gpio_mask = spec->gpio_dir = 0x1;
4fe5195c 6091 spec->gpio_data = 0x01;
ae0a8ed8
TD
6092 break;
6093 }
33382403 6094
f3302a59 6095 err = stac92xx_parse_auto_config(codec, 0x1f, 0x20);
9e507abd
TI
6096 if (!err) {
6097 if (spec->board_config < 0) {
6098 printk(KERN_WARNING "hda_codec: No auto-config is "
6099 "available, default to model=ref\n");
6100 spec->board_config = STAC_9205_REF;
6101 goto again;
6102 }
6103 err = -EINVAL;
6104 }
f3302a59
MP
6105 if (err < 0) {
6106 stac92xx_free(codec);
6107 return err;
6108 }
6109
6110 codec->patch_ops = stac92xx_patch_ops;
6111
2d34e1b3
TI
6112 codec->proc_widget_hook = stac9205_proc_hook;
6113
f3302a59
MP
6114 return 0;
6115}
6116
db064e50 6117/*
6d859065 6118 * STAC9872 hack
db064e50
TI
6119 */
6120
1e137f92 6121static struct hda_verb stac9872_core_init[] = {
1624cb9a 6122 {0x15, AC_VERB_SET_CONNECT_SEL, 0x1}, /* mic-sel: 0a,0d,14,02 */
6d859065
GM
6123 {0x15, AC_VERB_SET_AMP_GAIN_MUTE, AMP_OUT_UNMUTE}, /* Mic-in -> 0x9 */
6124 {}
6125};
6126
caa10b6e
TI
6127static hda_nid_t stac9872_pin_nids[] = {
6128 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f,
6129 0x11, 0x13, 0x14,
6130};
6131
6132static hda_nid_t stac9872_adc_nids[] = {
6133 0x8 /*,0x6*/
6134};
6135
6136static hda_nid_t stac9872_mux_nids[] = {
6137 0x15
6138};
6139
6479c631
TI
6140static unsigned long stac9872_capvols[] = {
6141 HDA_COMPOSE_AMP_VAL(0x09, 3, 0, HDA_INPUT),
6142};
6143#define stac9872_capsws stac9872_capvols
6144
307282c8
TI
6145static unsigned int stac9872_vaio_pin_configs[9] = {
6146 0x03211020, 0x411111f0, 0x411111f0, 0x03a15030,
6147 0x411111f0, 0x90170110, 0x411111f0, 0x411111f0,
6148 0x90a7013e
6149};
6150
6151static const char *stac9872_models[STAC_9872_MODELS] = {
6152 [STAC_9872_AUTO] = "auto",
6153 [STAC_9872_VAIO] = "vaio",
6154};
6155
6156static unsigned int *stac9872_brd_tbl[STAC_9872_MODELS] = {
6157 [STAC_9872_VAIO] = stac9872_vaio_pin_configs,
6158};
6159
6160static struct snd_pci_quirk stac9872_cfg_tbl[] = {
b04add95
TI
6161 SND_PCI_QUIRK_MASK(0x104d, 0xfff0, 0x81e0,
6162 "Sony VAIO F/S", STAC_9872_VAIO),
307282c8
TI
6163 {} /* terminator */
6164};
6165
6d859065 6166static int patch_stac9872(struct hda_codec *codec)
db064e50
TI
6167{
6168 struct sigmatel_spec *spec;
1e137f92 6169 int err;
db064e50 6170
db064e50
TI
6171 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
6172 if (spec == NULL)
6173 return -ENOMEM;
a252c81a 6174 codec->no_trigger_sense = 1;
db064e50 6175 codec->spec = spec;
b04add95
TI
6176 spec->num_pins = ARRAY_SIZE(stac9872_pin_nids);
6177 spec->pin_nids = stac9872_pin_nids;
caa10b6e
TI
6178
6179 spec->board_config = snd_hda_check_board_config(codec, STAC_9872_MODELS,
6180 stac9872_models,
6181 stac9872_cfg_tbl);
307282c8 6182 if (spec->board_config < 0)
9a11f1aa
TI
6183 snd_printdd(KERN_INFO "hda_codec: %s: BIOS auto-probing.\n",
6184 codec->chip_name);
307282c8
TI
6185 else
6186 stac92xx_set_config_regs(codec,
6187 stac9872_brd_tbl[spec->board_config]);
db064e50 6188
1e137f92
TI
6189 spec->multiout.dac_nids = spec->dac_nids;
6190 spec->num_adcs = ARRAY_SIZE(stac9872_adc_nids);
6191 spec->adc_nids = stac9872_adc_nids;
6192 spec->num_muxes = ARRAY_SIZE(stac9872_mux_nids);
6193 spec->mux_nids = stac9872_mux_nids;
1e137f92 6194 spec->init = stac9872_core_init;
6479c631
TI
6195 spec->num_caps = 1;
6196 spec->capvols = stac9872_capvols;
6197 spec->capsws = stac9872_capsws;
1e137f92
TI
6198
6199 err = stac92xx_parse_auto_config(codec, 0x10, 0x12);
6200 if (err < 0) {
6201 stac92xx_free(codec);
6202 return -EINVAL;
6203 }
6204 spec->input_mux = &spec->private_imux;
6205 codec->patch_ops = stac92xx_patch_ops;
db064e50
TI
6206 return 0;
6207}
6208
6209
2f2f4251
M
6210/*
6211 * patch entries
6212 */
1289e9e8 6213static struct hda_codec_preset snd_hda_preset_sigmatel[] = {
2f2f4251
M
6214 { .id = 0x83847690, .name = "STAC9200", .patch = patch_stac9200 },
6215 { .id = 0x83847882, .name = "STAC9220 A1", .patch = patch_stac922x },
6216 { .id = 0x83847680, .name = "STAC9221 A1", .patch = patch_stac922x },
6217 { .id = 0x83847880, .name = "STAC9220 A2", .patch = patch_stac922x },
6218 { .id = 0x83847681, .name = "STAC9220D/9223D A2", .patch = patch_stac922x },
6219 { .id = 0x83847682, .name = "STAC9221 A2", .patch = patch_stac922x },
6220 { .id = 0x83847683, .name = "STAC9221D A2", .patch = patch_stac922x },
22a27c7f
MP
6221 { .id = 0x83847618, .name = "STAC9227", .patch = patch_stac927x },
6222 { .id = 0x83847619, .name = "STAC9227", .patch = patch_stac927x },
6223 { .id = 0x83847616, .name = "STAC9228", .patch = patch_stac927x },
6224 { .id = 0x83847617, .name = "STAC9228", .patch = patch_stac927x },
6225 { .id = 0x83847614, .name = "STAC9229", .patch = patch_stac927x },
6226 { .id = 0x83847615, .name = "STAC9229", .patch = patch_stac927x },
3cc08dc6
MP
6227 { .id = 0x83847620, .name = "STAC9274", .patch = patch_stac927x },
6228 { .id = 0x83847621, .name = "STAC9274D", .patch = patch_stac927x },
6229 { .id = 0x83847622, .name = "STAC9273X", .patch = patch_stac927x },
6230 { .id = 0x83847623, .name = "STAC9273D", .patch = patch_stac927x },
6231 { .id = 0x83847624, .name = "STAC9272X", .patch = patch_stac927x },
6232 { .id = 0x83847625, .name = "STAC9272D", .patch = patch_stac927x },
6233 { .id = 0x83847626, .name = "STAC9271X", .patch = patch_stac927x },
6234 { .id = 0x83847627, .name = "STAC9271D", .patch = patch_stac927x },
6235 { .id = 0x83847628, .name = "STAC9274X5NH", .patch = patch_stac927x },
6236 { .id = 0x83847629, .name = "STAC9274D5NH", .patch = patch_stac927x },
8e21c34c
TD
6237 { .id = 0x83847632, .name = "STAC9202", .patch = patch_stac925x },
6238 { .id = 0x83847633, .name = "STAC9202D", .patch = patch_stac925x },
6239 { .id = 0x83847634, .name = "STAC9250", .patch = patch_stac925x },
6240 { .id = 0x83847635, .name = "STAC9250D", .patch = patch_stac925x },
6241 { .id = 0x83847636, .name = "STAC9251", .patch = patch_stac925x },
6242 { .id = 0x83847637, .name = "STAC9250D", .patch = patch_stac925x },
7bd3c0f7
TI
6243 { .id = 0x83847645, .name = "92HD206X", .patch = patch_stac927x },
6244 { .id = 0x83847646, .name = "92HD206D", .patch = patch_stac927x },
6d859065
GM
6245 /* The following does not take into account .id=0x83847661 when subsys =
6246 * 104D0C00 which is STAC9225s. Because of this, some SZ Notebooks are
6247 * currently not fully supported.
6248 */
6249 { .id = 0x83847661, .name = "CXD9872RD/K", .patch = patch_stac9872 },
6250 { .id = 0x83847662, .name = "STAC9872AK", .patch = patch_stac9872 },
6251 { .id = 0x83847664, .name = "CXD9872AKD", .patch = patch_stac9872 },
a5c0f886 6252 { .id = 0x83847698, .name = "STAC9205", .patch = patch_stac9205 },
f3302a59
MP
6253 { .id = 0x838476a0, .name = "STAC9205", .patch = patch_stac9205 },
6254 { .id = 0x838476a1, .name = "STAC9205D", .patch = patch_stac9205 },
6255 { .id = 0x838476a2, .name = "STAC9204", .patch = patch_stac9205 },
6256 { .id = 0x838476a3, .name = "STAC9204D", .patch = patch_stac9205 },
6257 { .id = 0x838476a4, .name = "STAC9255", .patch = patch_stac9205 },
6258 { .id = 0x838476a5, .name = "STAC9255D", .patch = patch_stac9205 },
6259 { .id = 0x838476a6, .name = "STAC9254", .patch = patch_stac9205 },
6260 { .id = 0x838476a7, .name = "STAC9254D", .patch = patch_stac9205 },
aafc4412 6261 { .id = 0x111d7603, .name = "92HD75B3X5", .patch = patch_stac92hd71bxx},
d0513fc6 6262 { .id = 0x111d7604, .name = "92HD83C1X5", .patch = patch_stac92hd83xxx},
a9694faa 6263 { .id = 0x111d76d4, .name = "92HD83C1C5", .patch = patch_stac92hd83xxx},
d0513fc6 6264 { .id = 0x111d7605, .name = "92HD81B1X5", .patch = patch_stac92hd83xxx},
ff2e7337 6265 { .id = 0x111d76d5, .name = "92HD81B1C5", .patch = patch_stac92hd83xxx},
36706005
CC
6266 { .id = 0x111d7666, .name = "92HD88B3", .patch = patch_stac92hd83xxx},
6267 { .id = 0x111d7667, .name = "92HD88B1", .patch = patch_stac92hd83xxx},
6268 { .id = 0x111d7668, .name = "92HD88B2", .patch = patch_stac92hd83xxx},
6269 { .id = 0x111d7669, .name = "92HD88B4", .patch = patch_stac92hd83xxx},
aafc4412 6270 { .id = 0x111d7608, .name = "92HD75B2X5", .patch = patch_stac92hd71bxx},
541eee87
MR
6271 { .id = 0x111d7674, .name = "92HD73D1X5", .patch = patch_stac92hd73xx },
6272 { .id = 0x111d7675, .name = "92HD73C1X5", .patch = patch_stac92hd73xx },
e1f0d669 6273 { .id = 0x111d7676, .name = "92HD73E1X5", .patch = patch_stac92hd73xx },
541eee87
MR
6274 { .id = 0x111d76b0, .name = "92HD71B8X", .patch = patch_stac92hd71bxx },
6275 { .id = 0x111d76b1, .name = "92HD71B8X", .patch = patch_stac92hd71bxx },
6276 { .id = 0x111d76b2, .name = "92HD71B7X", .patch = patch_stac92hd71bxx },
6277 { .id = 0x111d76b3, .name = "92HD71B7X", .patch = patch_stac92hd71bxx },
6278 { .id = 0x111d76b4, .name = "92HD71B6X", .patch = patch_stac92hd71bxx },
6279 { .id = 0x111d76b5, .name = "92HD71B6X", .patch = patch_stac92hd71bxx },
6280 { .id = 0x111d76b6, .name = "92HD71B5X", .patch = patch_stac92hd71bxx },
6281 { .id = 0x111d76b7, .name = "92HD71B5X", .patch = patch_stac92hd71bxx },
2f2f4251
M
6282 {} /* terminator */
6283};
1289e9e8
TI
6284
6285MODULE_ALIAS("snd-hda-codec-id:8384*");
6286MODULE_ALIAS("snd-hda-codec-id:111d*");
6287
6288MODULE_LICENSE("GPL");
6289MODULE_DESCRIPTION("IDT/Sigmatel HD-audio codec");
6290
6291static struct hda_codec_preset_list sigmatel_list = {
6292 .preset = snd_hda_preset_sigmatel,
6293 .owner = THIS_MODULE,
6294};
6295
6296static int __init patch_sigmatel_init(void)
6297{
6298 return snd_hda_add_codec_preset(&sigmatel_list);
6299}
6300
6301static void __exit patch_sigmatel_exit(void)
6302{
6303 snd_hda_delete_codec_preset(&sigmatel_list);
6304}
6305
6306module_init(patch_sigmatel_init)
6307module_exit(patch_sigmatel_exit)