]>
Commit | Line | Data |
---|---|---|
e86e1244 MB |
1 | /* |
2 | * max98088.c -- MAX98088 ALSA SoC Audio driver | |
3 | * | |
4 | * Copyright 2010 Maxim Integrated Products | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License version 2 as | |
8 | * published by the Free Software Foundation. | |
9 | */ | |
10 | ||
11 | #include <linux/module.h> | |
12 | #include <linux/moduleparam.h> | |
13 | #include <linux/kernel.h> | |
14 | #include <linux/init.h> | |
15 | #include <linux/delay.h> | |
16 | #include <linux/pm.h> | |
17 | #include <linux/i2c.h> | |
4127d5d5 | 18 | #include <linux/regmap.h> |
e86e1244 MB |
19 | #include <sound/core.h> |
20 | #include <sound/pcm.h> | |
21 | #include <sound/pcm_params.h> | |
22 | #include <sound/soc.h> | |
e86e1244 MB |
23 | #include <sound/initval.h> |
24 | #include <sound/tlv.h> | |
25 | #include <linux/slab.h> | |
26 | #include <asm/div64.h> | |
27 | #include <sound/max98088.h> | |
28 | #include "max98088.h" | |
29 | ||
fb762a5b JM |
30 | enum max98088_type { |
31 | MAX98088, | |
32 | MAX98089, | |
33 | }; | |
34 | ||
e86e1244 MB |
35 | struct max98088_cdata { |
36 | unsigned int rate; | |
37 | unsigned int fmt; | |
38 | int eq_sel; | |
39 | }; | |
40 | ||
41 | struct max98088_priv { | |
4127d5d5 | 42 | struct regmap *regmap; |
356d86e2 MB |
43 | enum max98088_type devtype; |
44 | struct max98088_pdata *pdata; | |
45 | unsigned int sysclk; | |
46 | struct max98088_cdata dai[2]; | |
47 | int eq_textcnt; | |
48 | const char **eq_texts; | |
49 | struct soc_enum eq_enum; | |
50 | u8 ina_state; | |
51 | u8 inb_state; | |
52 | unsigned int ex_mode; | |
53 | unsigned int digmic; | |
54 | unsigned int mic1pre; | |
55 | unsigned int mic2pre; | |
56 | unsigned int extmic_mode; | |
e86e1244 MB |
57 | }; |
58 | ||
4127d5d5 MB |
59 | static const struct reg_default max98088_reg[] = { |
60 | { 0xf, 0x00 }, /* 0F interrupt enable */ | |
61 | ||
62 | { 0x10, 0x00 }, /* 10 master clock */ | |
63 | { 0x11, 0x00 }, /* 11 DAI1 clock mode */ | |
64 | { 0x12, 0x00 }, /* 12 DAI1 clock control */ | |
65 | { 0x13, 0x00 }, /* 13 DAI1 clock control */ | |
66 | { 0x14, 0x00 }, /* 14 DAI1 format */ | |
67 | { 0x15, 0x00 }, /* 15 DAI1 clock */ | |
68 | { 0x16, 0x00 }, /* 16 DAI1 config */ | |
69 | { 0x17, 0x00 }, /* 17 DAI1 TDM */ | |
70 | { 0x18, 0x00 }, /* 18 DAI1 filters */ | |
71 | { 0x19, 0x00 }, /* 19 DAI2 clock mode */ | |
72 | { 0x1a, 0x00 }, /* 1A DAI2 clock control */ | |
73 | { 0x1b, 0x00 }, /* 1B DAI2 clock control */ | |
74 | { 0x1c, 0x00 }, /* 1C DAI2 format */ | |
75 | { 0x1d, 0x00 }, /* 1D DAI2 clock */ | |
76 | { 0x1e, 0x00 }, /* 1E DAI2 config */ | |
77 | { 0x1f, 0x00 }, /* 1F DAI2 TDM */ | |
78 | ||
79 | { 0x20, 0x00 }, /* 20 DAI2 filters */ | |
80 | { 0x21, 0x00 }, /* 21 data config */ | |
81 | { 0x22, 0x00 }, /* 22 DAC mixer */ | |
82 | { 0x23, 0x00 }, /* 23 left ADC mixer */ | |
83 | { 0x24, 0x00 }, /* 24 right ADC mixer */ | |
84 | { 0x25, 0x00 }, /* 25 left HP mixer */ | |
85 | { 0x26, 0x00 }, /* 26 right HP mixer */ | |
86 | { 0x27, 0x00 }, /* 27 HP control */ | |
87 | { 0x28, 0x00 }, /* 28 left REC mixer */ | |
88 | { 0x29, 0x00 }, /* 29 right REC mixer */ | |
89 | { 0x2a, 0x00 }, /* 2A REC control */ | |
90 | { 0x2b, 0x00 }, /* 2B left SPK mixer */ | |
91 | { 0x2c, 0x00 }, /* 2C right SPK mixer */ | |
92 | { 0x2d, 0x00 }, /* 2D SPK control */ | |
93 | { 0x2e, 0x00 }, /* 2E sidetone */ | |
94 | { 0x2f, 0x00 }, /* 2F DAI1 playback level */ | |
95 | ||
96 | { 0x30, 0x00 }, /* 30 DAI1 playback level */ | |
97 | { 0x31, 0x00 }, /* 31 DAI2 playback level */ | |
98 | { 0x32, 0x00 }, /* 32 DAI2 playbakc level */ | |
99 | { 0x33, 0x00 }, /* 33 left ADC level */ | |
100 | { 0x34, 0x00 }, /* 34 right ADC level */ | |
101 | { 0x35, 0x00 }, /* 35 MIC1 level */ | |
102 | { 0x36, 0x00 }, /* 36 MIC2 level */ | |
103 | { 0x37, 0x00 }, /* 37 INA level */ | |
104 | { 0x38, 0x00 }, /* 38 INB level */ | |
105 | { 0x39, 0x00 }, /* 39 left HP volume */ | |
106 | { 0x3a, 0x00 }, /* 3A right HP volume */ | |
107 | { 0x3b, 0x00 }, /* 3B left REC volume */ | |
108 | { 0x3c, 0x00 }, /* 3C right REC volume */ | |
109 | { 0x3d, 0x00 }, /* 3D left SPK volume */ | |
110 | { 0x3e, 0x00 }, /* 3E right SPK volume */ | |
111 | { 0x3f, 0x00 }, /* 3F MIC config */ | |
112 | ||
113 | { 0x40, 0x00 }, /* 40 MIC threshold */ | |
114 | { 0x41, 0x00 }, /* 41 excursion limiter filter */ | |
115 | { 0x42, 0x00 }, /* 42 excursion limiter threshold */ | |
116 | { 0x43, 0x00 }, /* 43 ALC */ | |
117 | { 0x44, 0x00 }, /* 44 power limiter threshold */ | |
118 | { 0x45, 0x00 }, /* 45 power limiter config */ | |
119 | { 0x46, 0x00 }, /* 46 distortion limiter config */ | |
120 | { 0x47, 0x00 }, /* 47 audio input */ | |
121 | { 0x48, 0x00 }, /* 48 microphone */ | |
122 | { 0x49, 0x00 }, /* 49 level control */ | |
123 | { 0x4a, 0x00 }, /* 4A bypass switches */ | |
124 | { 0x4b, 0x00 }, /* 4B jack detect */ | |
125 | { 0x4c, 0x00 }, /* 4C input enable */ | |
126 | { 0x4d, 0x00 }, /* 4D output enable */ | |
127 | { 0x4e, 0xF0 }, /* 4E bias control */ | |
128 | { 0x4f, 0x00 }, /* 4F DAC power */ | |
129 | ||
130 | { 0x50, 0x0F }, /* 50 DAC power */ | |
131 | { 0x51, 0x00 }, /* 51 system */ | |
132 | { 0x52, 0x00 }, /* 52 DAI1 EQ1 */ | |
133 | { 0x53, 0x00 }, /* 53 DAI1 EQ1 */ | |
134 | { 0x54, 0x00 }, /* 54 DAI1 EQ1 */ | |
135 | { 0x55, 0x00 }, /* 55 DAI1 EQ1 */ | |
136 | { 0x56, 0x00 }, /* 56 DAI1 EQ1 */ | |
137 | { 0x57, 0x00 }, /* 57 DAI1 EQ1 */ | |
138 | { 0x58, 0x00 }, /* 58 DAI1 EQ1 */ | |
139 | { 0x59, 0x00 }, /* 59 DAI1 EQ1 */ | |
140 | { 0x5a, 0x00 }, /* 5A DAI1 EQ1 */ | |
141 | { 0x5b, 0x00 }, /* 5B DAI1 EQ1 */ | |
142 | { 0x5c, 0x00 }, /* 5C DAI1 EQ2 */ | |
143 | { 0x5d, 0x00 }, /* 5D DAI1 EQ2 */ | |
144 | { 0x5e, 0x00 }, /* 5E DAI1 EQ2 */ | |
145 | { 0x5f, 0x00 }, /* 5F DAI1 EQ2 */ | |
146 | ||
147 | { 0x60, 0x00 }, /* 60 DAI1 EQ2 */ | |
148 | { 0x61, 0x00 }, /* 61 DAI1 EQ2 */ | |
149 | { 0x62, 0x00 }, /* 62 DAI1 EQ2 */ | |
150 | { 0x63, 0x00 }, /* 63 DAI1 EQ2 */ | |
151 | { 0x64, 0x00 }, /* 64 DAI1 EQ2 */ | |
152 | { 0x65, 0x00 }, /* 65 DAI1 EQ2 */ | |
153 | { 0x66, 0x00 }, /* 66 DAI1 EQ3 */ | |
154 | { 0x67, 0x00 }, /* 67 DAI1 EQ3 */ | |
155 | { 0x68, 0x00 }, /* 68 DAI1 EQ3 */ | |
156 | { 0x69, 0x00 }, /* 69 DAI1 EQ3 */ | |
157 | { 0x6a, 0x00 }, /* 6A DAI1 EQ3 */ | |
158 | { 0x6b, 0x00 }, /* 6B DAI1 EQ3 */ | |
159 | { 0x6c, 0x00 }, /* 6C DAI1 EQ3 */ | |
160 | { 0x6d, 0x00 }, /* 6D DAI1 EQ3 */ | |
161 | { 0x6e, 0x00 }, /* 6E DAI1 EQ3 */ | |
162 | { 0x6f, 0x00 }, /* 6F DAI1 EQ3 */ | |
163 | ||
164 | { 0x70, 0x00 }, /* 70 DAI1 EQ4 */ | |
165 | { 0x71, 0x00 }, /* 71 DAI1 EQ4 */ | |
166 | { 0x72, 0x00 }, /* 72 DAI1 EQ4 */ | |
167 | { 0x73, 0x00 }, /* 73 DAI1 EQ4 */ | |
168 | { 0x74, 0x00 }, /* 74 DAI1 EQ4 */ | |
169 | { 0x75, 0x00 }, /* 75 DAI1 EQ4 */ | |
170 | { 0x76, 0x00 }, /* 76 DAI1 EQ4 */ | |
171 | { 0x77, 0x00 }, /* 77 DAI1 EQ4 */ | |
172 | { 0x78, 0x00 }, /* 78 DAI1 EQ4 */ | |
173 | { 0x79, 0x00 }, /* 79 DAI1 EQ4 */ | |
174 | { 0x7a, 0x00 }, /* 7A DAI1 EQ5 */ | |
175 | { 0x7b, 0x00 }, /* 7B DAI1 EQ5 */ | |
176 | { 0x7c, 0x00 }, /* 7C DAI1 EQ5 */ | |
177 | { 0x7d, 0x00 }, /* 7D DAI1 EQ5 */ | |
178 | { 0x7e, 0x00 }, /* 7E DAI1 EQ5 */ | |
179 | { 0x7f, 0x00 }, /* 7F DAI1 EQ5 */ | |
180 | ||
181 | { 0x80, 0x00 }, /* 80 DAI1 EQ5 */ | |
182 | { 0x81, 0x00 }, /* 81 DAI1 EQ5 */ | |
183 | { 0x82, 0x00 }, /* 82 DAI1 EQ5 */ | |
184 | { 0x83, 0x00 }, /* 83 DAI1 EQ5 */ | |
185 | { 0x84, 0x00 }, /* 84 DAI2 EQ1 */ | |
186 | { 0x85, 0x00 }, /* 85 DAI2 EQ1 */ | |
187 | { 0x86, 0x00 }, /* 86 DAI2 EQ1 */ | |
188 | { 0x87, 0x00 }, /* 87 DAI2 EQ1 */ | |
189 | { 0x88, 0x00 }, /* 88 DAI2 EQ1 */ | |
190 | { 0x89, 0x00 }, /* 89 DAI2 EQ1 */ | |
191 | { 0x8a, 0x00 }, /* 8A DAI2 EQ1 */ | |
192 | { 0x8b, 0x00 }, /* 8B DAI2 EQ1 */ | |
193 | { 0x8c, 0x00 }, /* 8C DAI2 EQ1 */ | |
194 | { 0x8d, 0x00 }, /* 8D DAI2 EQ1 */ | |
195 | { 0x8e, 0x00 }, /* 8E DAI2 EQ2 */ | |
196 | { 0x8f, 0x00 }, /* 8F DAI2 EQ2 */ | |
197 | ||
198 | { 0x90, 0x00 }, /* 90 DAI2 EQ2 */ | |
199 | { 0x91, 0x00 }, /* 91 DAI2 EQ2 */ | |
200 | { 0x92, 0x00 }, /* 92 DAI2 EQ2 */ | |
201 | { 0x93, 0x00 }, /* 93 DAI2 EQ2 */ | |
202 | { 0x94, 0x00 }, /* 94 DAI2 EQ2 */ | |
203 | { 0x95, 0x00 }, /* 95 DAI2 EQ2 */ | |
204 | { 0x96, 0x00 }, /* 96 DAI2 EQ2 */ | |
205 | { 0x97, 0x00 }, /* 97 DAI2 EQ2 */ | |
206 | { 0x98, 0x00 }, /* 98 DAI2 EQ3 */ | |
207 | { 0x99, 0x00 }, /* 99 DAI2 EQ3 */ | |
208 | { 0x9a, 0x00 }, /* 9A DAI2 EQ3 */ | |
209 | { 0x9b, 0x00 }, /* 9B DAI2 EQ3 */ | |
210 | { 0x9c, 0x00 }, /* 9C DAI2 EQ3 */ | |
211 | { 0x9d, 0x00 }, /* 9D DAI2 EQ3 */ | |
212 | { 0x9e, 0x00 }, /* 9E DAI2 EQ3 */ | |
213 | { 0x9f, 0x00 }, /* 9F DAI2 EQ3 */ | |
214 | ||
215 | { 0xa0, 0x00 }, /* A0 DAI2 EQ3 */ | |
216 | { 0xa1, 0x00 }, /* A1 DAI2 EQ3 */ | |
217 | { 0xa2, 0x00 }, /* A2 DAI2 EQ4 */ | |
218 | { 0xa3, 0x00 }, /* A3 DAI2 EQ4 */ | |
219 | { 0xa4, 0x00 }, /* A4 DAI2 EQ4 */ | |
220 | { 0xa5, 0x00 }, /* A5 DAI2 EQ4 */ | |
221 | { 0xa6, 0x00 }, /* A6 DAI2 EQ4 */ | |
222 | { 0xa7, 0x00 }, /* A7 DAI2 EQ4 */ | |
223 | { 0xa8, 0x00 }, /* A8 DAI2 EQ4 */ | |
224 | { 0xa9, 0x00 }, /* A9 DAI2 EQ4 */ | |
225 | { 0xaa, 0x00 }, /* AA DAI2 EQ4 */ | |
226 | { 0xab, 0x00 }, /* AB DAI2 EQ4 */ | |
227 | { 0xac, 0x00 }, /* AC DAI2 EQ5 */ | |
228 | { 0xad, 0x00 }, /* AD DAI2 EQ5 */ | |
229 | { 0xae, 0x00 }, /* AE DAI2 EQ5 */ | |
230 | { 0xaf, 0x00 }, /* AF DAI2 EQ5 */ | |
231 | ||
232 | { 0xb0, 0x00 }, /* B0 DAI2 EQ5 */ | |
233 | { 0xb1, 0x00 }, /* B1 DAI2 EQ5 */ | |
234 | { 0xb2, 0x00 }, /* B2 DAI2 EQ5 */ | |
235 | { 0xb3, 0x00 }, /* B3 DAI2 EQ5 */ | |
236 | { 0xb4, 0x00 }, /* B4 DAI2 EQ5 */ | |
237 | { 0xb5, 0x00 }, /* B5 DAI2 EQ5 */ | |
238 | { 0xb6, 0x00 }, /* B6 DAI1 biquad */ | |
239 | { 0xb7, 0x00 }, /* B7 DAI1 biquad */ | |
240 | { 0xb8 ,0x00 }, /* B8 DAI1 biquad */ | |
241 | { 0xb9, 0x00 }, /* B9 DAI1 biquad */ | |
242 | { 0xba, 0x00 }, /* BA DAI1 biquad */ | |
243 | { 0xbb, 0x00 }, /* BB DAI1 biquad */ | |
244 | { 0xbc, 0x00 }, /* BC DAI1 biquad */ | |
245 | { 0xbd, 0x00 }, /* BD DAI1 biquad */ | |
246 | { 0xbe, 0x00 }, /* BE DAI1 biquad */ | |
247 | { 0xbf, 0x00 }, /* BF DAI1 biquad */ | |
248 | ||
249 | { 0xc0, 0x00 }, /* C0 DAI2 biquad */ | |
250 | { 0xc1, 0x00 }, /* C1 DAI2 biquad */ | |
251 | { 0xc2, 0x00 }, /* C2 DAI2 biquad */ | |
252 | { 0xc3, 0x00 }, /* C3 DAI2 biquad */ | |
253 | { 0xc4, 0x00 }, /* C4 DAI2 biquad */ | |
254 | { 0xc5, 0x00 }, /* C5 DAI2 biquad */ | |
255 | { 0xc6, 0x00 }, /* C6 DAI2 biquad */ | |
256 | { 0xc7, 0x00 }, /* C7 DAI2 biquad */ | |
257 | { 0xc8, 0x00 }, /* C8 DAI2 biquad */ | |
258 | { 0xc9, 0x00 }, /* C9 DAI2 biquad */ | |
e86e1244 MB |
259 | }; |
260 | ||
4127d5d5 MB |
261 | static bool max98088_readable_register(struct device *dev, unsigned int reg) |
262 | { | |
f102aa14 AL |
263 | switch (reg) { |
264 | case M98088_REG_00_IRQ_STATUS ... 0xC9: | |
265 | case M98088_REG_FF_REV_ID: | |
266 | return true; | |
267 | default: | |
268 | return false; | |
269 | } | |
270 | } | |
271 | ||
272 | static bool max98088_writeable_register(struct device *dev, unsigned int reg) | |
273 | { | |
274 | switch (reg) { | |
275 | case M98088_REG_03_BATTERY_VOLTAGE ... 0xC9: | |
276 | return true; | |
277 | default: | |
278 | return false; | |
279 | } | |
4127d5d5 MB |
280 | } |
281 | ||
282 | static bool max98088_volatile_register(struct device *dev, unsigned int reg) | |
e86e1244 | 283 | { |
f102aa14 AL |
284 | switch (reg) { |
285 | case M98088_REG_00_IRQ_STATUS ... M98088_REG_03_BATTERY_VOLTAGE: | |
286 | case M98088_REG_FF_REV_ID: | |
287 | return true; | |
288 | default: | |
289 | return false; | |
290 | } | |
e86e1244 MB |
291 | } |
292 | ||
4127d5d5 MB |
293 | static const struct regmap_config max98088_regmap = { |
294 | .reg_bits = 8, | |
295 | .val_bits = 8, | |
296 | ||
297 | .readable_reg = max98088_readable_register, | |
f102aa14 | 298 | .writeable_reg = max98088_writeable_register, |
4127d5d5 | 299 | .volatile_reg = max98088_volatile_register, |
19ab2a7a | 300 | .max_register = 0xff, |
4127d5d5 MB |
301 | |
302 | .reg_defaults = max98088_reg, | |
303 | .num_reg_defaults = ARRAY_SIZE(max98088_reg), | |
304 | .cache_type = REGCACHE_RBTREE, | |
305 | }; | |
e86e1244 MB |
306 | |
307 | /* | |
308 | * Load equalizer DSP coefficient configurations registers | |
309 | */ | |
4428bc09 | 310 | static void m98088_eq_band(struct snd_soc_codec *codec, unsigned int dai, |
e86e1244 MB |
311 | unsigned int band, u16 *coefs) |
312 | { | |
313 | unsigned int eq_reg; | |
314 | unsigned int i; | |
315 | ||
bee026d0 TI |
316 | if (WARN_ON(band > 4) || |
317 | WARN_ON(dai > 1)) | |
318 | return; | |
e86e1244 MB |
319 | |
320 | /* Load the base register address */ | |
321 | eq_reg = dai ? M98088_REG_84_DAI2_EQ_BASE : M98088_REG_52_DAI1_EQ_BASE; | |
322 | ||
323 | /* Add the band address offset, note adjustment for word address */ | |
324 | eq_reg += band * (M98088_COEFS_PER_BAND << 1); | |
325 | ||
326 | /* Step through the registers and coefs */ | |
327 | for (i = 0; i < M98088_COEFS_PER_BAND; i++) { | |
328 | snd_soc_write(codec, eq_reg++, M98088_BYTE1(coefs[i])); | |
329 | snd_soc_write(codec, eq_reg++, M98088_BYTE0(coefs[i])); | |
330 | } | |
331 | } | |
332 | ||
333 | /* | |
334 | * Excursion limiter modes | |
335 | */ | |
336 | static const char *max98088_exmode_texts[] = { | |
337 | "Off", "100Hz", "400Hz", "600Hz", "800Hz", "1000Hz", "200-400Hz", | |
338 | "400-600Hz", "400-800Hz", | |
339 | }; | |
340 | ||
341 | static const unsigned int max98088_exmode_values[] = { | |
342 | 0x00, 0x43, 0x10, 0x20, 0x30, 0x40, 0x11, 0x22, 0x32 | |
343 | }; | |
344 | ||
a0628934 TI |
345 | static SOC_VALUE_ENUM_SINGLE_DECL(max98088_exmode_enum, |
346 | M98088_REG_41_SPKDHP, 0, 127, | |
347 | max98088_exmode_texts, | |
348 | max98088_exmode_values); | |
e86e1244 MB |
349 | |
350 | static const char *max98088_ex_thresh[] = { /* volts PP */ | |
351 | "0.6", "1.2", "1.8", "2.4", "3.0", "3.6", "4.2", "4.8"}; | |
a0628934 TI |
352 | static SOC_ENUM_SINGLE_DECL(max98088_ex_thresh_enum, |
353 | M98088_REG_42_SPKDHP_THRESH, 0, | |
354 | max98088_ex_thresh); | |
e86e1244 MB |
355 | |
356 | static const char *max98088_fltr_mode[] = {"Voice", "Music" }; | |
a0628934 TI |
357 | static SOC_ENUM_SINGLE_DECL(max98088_filter_mode_enum, |
358 | M98088_REG_18_DAI1_FILTERS, 7, | |
359 | max98088_fltr_mode); | |
e86e1244 MB |
360 | |
361 | static const char *max98088_extmic_text[] = { "None", "MIC1", "MIC2" }; | |
362 | ||
a0628934 TI |
363 | static SOC_ENUM_SINGLE_DECL(max98088_extmic_enum, |
364 | M98088_REG_48_CFG_MIC, 0, | |
365 | max98088_extmic_text); | |
e86e1244 MB |
366 | |
367 | static const struct snd_kcontrol_new max98088_extmic_mux = | |
368 | SOC_DAPM_ENUM("External MIC Mux", max98088_extmic_enum); | |
369 | ||
370 | static const char *max98088_dai1_fltr[] = { | |
371 | "Off", "fc=258/fs=16k", "fc=500/fs=16k", | |
372 | "fc=258/fs=8k", "fc=500/fs=8k", "fc=200"}; | |
a0628934 TI |
373 | static SOC_ENUM_SINGLE_DECL(max98088_dai1_dac_filter_enum, |
374 | M98088_REG_18_DAI1_FILTERS, 0, | |
375 | max98088_dai1_fltr); | |
376 | static SOC_ENUM_SINGLE_DECL(max98088_dai1_adc_filter_enum, | |
377 | M98088_REG_18_DAI1_FILTERS, 4, | |
378 | max98088_dai1_fltr); | |
e86e1244 MB |
379 | |
380 | static int max98088_mic1pre_set(struct snd_kcontrol *kcontrol, | |
381 | struct snd_ctl_elem_value *ucontrol) | |
382 | { | |
ea53bf77 | 383 | struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol); |
e86e1244 MB |
384 | struct max98088_priv *max98088 = snd_soc_codec_get_drvdata(codec); |
385 | unsigned int sel = ucontrol->value.integer.value[0]; | |
386 | ||
387 | max98088->mic1pre = sel; | |
388 | snd_soc_update_bits(codec, M98088_REG_35_LVL_MIC1, M98088_MICPRE_MASK, | |
389 | (1+sel)<<M98088_MICPRE_SHIFT); | |
390 | ||
391 | return 0; | |
392 | } | |
393 | ||
394 | static int max98088_mic1pre_get(struct snd_kcontrol *kcontrol, | |
395 | struct snd_ctl_elem_value *ucontrol) | |
396 | { | |
ea53bf77 | 397 | struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol); |
e86e1244 MB |
398 | struct max98088_priv *max98088 = snd_soc_codec_get_drvdata(codec); |
399 | ||
400 | ucontrol->value.integer.value[0] = max98088->mic1pre; | |
401 | return 0; | |
402 | } | |
403 | ||
404 | static int max98088_mic2pre_set(struct snd_kcontrol *kcontrol, | |
405 | struct snd_ctl_elem_value *ucontrol) | |
406 | { | |
ea53bf77 | 407 | struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol); |
e86e1244 MB |
408 | struct max98088_priv *max98088 = snd_soc_codec_get_drvdata(codec); |
409 | unsigned int sel = ucontrol->value.integer.value[0]; | |
410 | ||
411 | max98088->mic2pre = sel; | |
412 | snd_soc_update_bits(codec, M98088_REG_36_LVL_MIC2, M98088_MICPRE_MASK, | |
413 | (1+sel)<<M98088_MICPRE_SHIFT); | |
414 | ||
415 | return 0; | |
416 | } | |
417 | ||
418 | static int max98088_mic2pre_get(struct snd_kcontrol *kcontrol, | |
419 | struct snd_ctl_elem_value *ucontrol) | |
420 | { | |
ea53bf77 | 421 | struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol); |
e86e1244 MB |
422 | struct max98088_priv *max98088 = snd_soc_codec_get_drvdata(codec); |
423 | ||
424 | ucontrol->value.integer.value[0] = max98088->mic2pre; | |
425 | return 0; | |
426 | } | |
427 | ||
428 | static const unsigned int max98088_micboost_tlv[] = { | |
429 | TLV_DB_RANGE_HEAD(2), | |
430 | 0, 1, TLV_DB_SCALE_ITEM(0, 2000, 0), | |
431 | 2, 2, TLV_DB_SCALE_ITEM(3000, 0, 0), | |
432 | }; | |
433 | ||
c751a1f4 DR |
434 | static const unsigned int max98088_hp_tlv[] = { |
435 | TLV_DB_RANGE_HEAD(5), | |
436 | 0, 6, TLV_DB_SCALE_ITEM(-6700, 400, 0), | |
437 | 7, 14, TLV_DB_SCALE_ITEM(-4000, 300, 0), | |
438 | 15, 21, TLV_DB_SCALE_ITEM(-1700, 200, 0), | |
439 | 22, 27, TLV_DB_SCALE_ITEM(-400, 100, 0), | |
440 | 28, 31, TLV_DB_SCALE_ITEM(150, 50, 0), | |
441 | }; | |
442 | ||
443 | static const unsigned int max98088_spk_tlv[] = { | |
444 | TLV_DB_RANGE_HEAD(5), | |
445 | 0, 6, TLV_DB_SCALE_ITEM(-6200, 400, 0), | |
446 | 7, 14, TLV_DB_SCALE_ITEM(-3500, 300, 0), | |
447 | 15, 21, TLV_DB_SCALE_ITEM(-1200, 200, 0), | |
448 | 22, 27, TLV_DB_SCALE_ITEM(100, 100, 0), | |
449 | 28, 31, TLV_DB_SCALE_ITEM(650, 50, 0), | |
450 | }; | |
451 | ||
e86e1244 MB |
452 | static const struct snd_kcontrol_new max98088_snd_controls[] = { |
453 | ||
c751a1f4 DR |
454 | SOC_DOUBLE_R_TLV("Headphone Volume", M98088_REG_39_LVL_HP_L, |
455 | M98088_REG_3A_LVL_HP_R, 0, 31, 0, max98088_hp_tlv), | |
456 | SOC_DOUBLE_R_TLV("Speaker Volume", M98088_REG_3D_LVL_SPK_L, | |
457 | M98088_REG_3E_LVL_SPK_R, 0, 31, 0, max98088_spk_tlv), | |
458 | SOC_DOUBLE_R_TLV("Receiver Volume", M98088_REG_3B_LVL_REC_L, | |
459 | M98088_REG_3C_LVL_REC_R, 0, 31, 0, max98088_spk_tlv), | |
e86e1244 MB |
460 | |
461 | SOC_DOUBLE_R("Headphone Switch", M98088_REG_39_LVL_HP_L, | |
462 | M98088_REG_3A_LVL_HP_R, 7, 1, 1), | |
463 | SOC_DOUBLE_R("Speaker Switch", M98088_REG_3D_LVL_SPK_L, | |
464 | M98088_REG_3E_LVL_SPK_R, 7, 1, 1), | |
465 | SOC_DOUBLE_R("Receiver Switch", M98088_REG_3B_LVL_REC_L, | |
466 | M98088_REG_3C_LVL_REC_R, 7, 1, 1), | |
467 | ||
468 | SOC_SINGLE("MIC1 Volume", M98088_REG_35_LVL_MIC1, 0, 31, 1), | |
469 | SOC_SINGLE("MIC2 Volume", M98088_REG_36_LVL_MIC2, 0, 31, 1), | |
470 | ||
471 | SOC_SINGLE_EXT_TLV("MIC1 Boost Volume", | |
472 | M98088_REG_35_LVL_MIC1, 5, 2, 0, | |
473 | max98088_mic1pre_get, max98088_mic1pre_set, | |
474 | max98088_micboost_tlv), | |
475 | SOC_SINGLE_EXT_TLV("MIC2 Boost Volume", | |
476 | M98088_REG_36_LVL_MIC2, 5, 2, 0, | |
477 | max98088_mic2pre_get, max98088_mic2pre_set, | |
478 | max98088_micboost_tlv), | |
479 | ||
480 | SOC_SINGLE("INA Volume", M98088_REG_37_LVL_INA, 0, 7, 1), | |
481 | SOC_SINGLE("INB Volume", M98088_REG_38_LVL_INB, 0, 7, 1), | |
482 | ||
483 | SOC_SINGLE("ADCL Volume", M98088_REG_33_LVL_ADC_L, 0, 15, 0), | |
484 | SOC_SINGLE("ADCR Volume", M98088_REG_34_LVL_ADC_R, 0, 15, 0), | |
485 | ||
486 | SOC_SINGLE("ADCL Boost Volume", M98088_REG_33_LVL_ADC_L, 4, 3, 0), | |
487 | SOC_SINGLE("ADCR Boost Volume", M98088_REG_34_LVL_ADC_R, 4, 3, 0), | |
488 | ||
489 | SOC_SINGLE("EQ1 Switch", M98088_REG_49_CFG_LEVEL, 0, 1, 0), | |
490 | SOC_SINGLE("EQ2 Switch", M98088_REG_49_CFG_LEVEL, 1, 1, 0), | |
491 | ||
938b4fbc | 492 | SOC_ENUM("EX Limiter Mode", max98088_exmode_enum), |
e86e1244 MB |
493 | SOC_ENUM("EX Limiter Threshold", max98088_ex_thresh_enum), |
494 | ||
495 | SOC_ENUM("DAI1 Filter Mode", max98088_filter_mode_enum), | |
496 | SOC_ENUM("DAI1 DAC Filter", max98088_dai1_dac_filter_enum), | |
497 | SOC_ENUM("DAI1 ADC Filter", max98088_dai1_adc_filter_enum), | |
498 | SOC_SINGLE("DAI2 DC Block Switch", M98088_REG_20_DAI2_FILTERS, | |
499 | 0, 1, 0), | |
500 | ||
501 | SOC_SINGLE("ALC Switch", M98088_REG_43_SPKALC_COMP, 7, 1, 0), | |
502 | SOC_SINGLE("ALC Threshold", M98088_REG_43_SPKALC_COMP, 0, 7, 0), | |
503 | SOC_SINGLE("ALC Multiband", M98088_REG_43_SPKALC_COMP, 3, 1, 0), | |
504 | SOC_SINGLE("ALC Release Time", M98088_REG_43_SPKALC_COMP, 4, 7, 0), | |
505 | ||
506 | SOC_SINGLE("PWR Limiter Threshold", M98088_REG_44_PWRLMT_CFG, | |
507 | 4, 15, 0), | |
508 | SOC_SINGLE("PWR Limiter Weight", M98088_REG_44_PWRLMT_CFG, 0, 7, 0), | |
509 | SOC_SINGLE("PWR Limiter Time1", M98088_REG_45_PWRLMT_TIME, 0, 15, 0), | |
510 | SOC_SINGLE("PWR Limiter Time2", M98088_REG_45_PWRLMT_TIME, 4, 15, 0), | |
511 | ||
512 | SOC_SINGLE("THD Limiter Threshold", M98088_REG_46_THDLMT_CFG, 4, 15, 0), | |
513 | SOC_SINGLE("THD Limiter Time", M98088_REG_46_THDLMT_CFG, 0, 7, 0), | |
514 | }; | |
515 | ||
516 | /* Left speaker mixer switch */ | |
517 | static const struct snd_kcontrol_new max98088_left_speaker_mixer_controls[] = { | |
770939c3 JP |
518 | SOC_DAPM_SINGLE("Left DAC1 Switch", M98088_REG_2B_MIX_SPK_LEFT, 0, 1, 0), |
519 | SOC_DAPM_SINGLE("Right DAC1 Switch", M98088_REG_2B_MIX_SPK_LEFT, 7, 1, 0), | |
520 | SOC_DAPM_SINGLE("Left DAC2 Switch", M98088_REG_2B_MIX_SPK_LEFT, 0, 1, 0), | |
521 | SOC_DAPM_SINGLE("Right DAC2 Switch", M98088_REG_2B_MIX_SPK_LEFT, 7, 1, 0), | |
e86e1244 MB |
522 | SOC_DAPM_SINGLE("MIC1 Switch", M98088_REG_2B_MIX_SPK_LEFT, 5, 1, 0), |
523 | SOC_DAPM_SINGLE("MIC2 Switch", M98088_REG_2B_MIX_SPK_LEFT, 6, 1, 0), | |
524 | SOC_DAPM_SINGLE("INA1 Switch", M98088_REG_2B_MIX_SPK_LEFT, 1, 1, 0), | |
525 | SOC_DAPM_SINGLE("INA2 Switch", M98088_REG_2B_MIX_SPK_LEFT, 2, 1, 0), | |
526 | SOC_DAPM_SINGLE("INB1 Switch", M98088_REG_2B_MIX_SPK_LEFT, 3, 1, 0), | |
527 | SOC_DAPM_SINGLE("INB2 Switch", M98088_REG_2B_MIX_SPK_LEFT, 4, 1, 0), | |
528 | }; | |
529 | ||
530 | /* Right speaker mixer switch */ | |
531 | static const struct snd_kcontrol_new max98088_right_speaker_mixer_controls[] = { | |
532 | SOC_DAPM_SINGLE("Left DAC1 Switch", M98088_REG_2C_MIX_SPK_RIGHT, 7, 1, 0), | |
533 | SOC_DAPM_SINGLE("Right DAC1 Switch", M98088_REG_2C_MIX_SPK_RIGHT, 0, 1, 0), | |
534 | SOC_DAPM_SINGLE("Left DAC2 Switch", M98088_REG_2C_MIX_SPK_RIGHT, 7, 1, 0), | |
535 | SOC_DAPM_SINGLE("Right DAC2 Switch", M98088_REG_2C_MIX_SPK_RIGHT, 0, 1, 0), | |
536 | SOC_DAPM_SINGLE("MIC1 Switch", M98088_REG_2C_MIX_SPK_RIGHT, 5, 1, 0), | |
537 | SOC_DAPM_SINGLE("MIC2 Switch", M98088_REG_2C_MIX_SPK_RIGHT, 6, 1, 0), | |
538 | SOC_DAPM_SINGLE("INA1 Switch", M98088_REG_2C_MIX_SPK_RIGHT, 1, 1, 0), | |
539 | SOC_DAPM_SINGLE("INA2 Switch", M98088_REG_2C_MIX_SPK_RIGHT, 2, 1, 0), | |
540 | SOC_DAPM_SINGLE("INB1 Switch", M98088_REG_2C_MIX_SPK_RIGHT, 3, 1, 0), | |
541 | SOC_DAPM_SINGLE("INB2 Switch", M98088_REG_2C_MIX_SPK_RIGHT, 4, 1, 0), | |
542 | }; | |
543 | ||
544 | /* Left headphone mixer switch */ | |
545 | static const struct snd_kcontrol_new max98088_left_hp_mixer_controls[] = { | |
770939c3 JP |
546 | SOC_DAPM_SINGLE("Left DAC1 Switch", M98088_REG_25_MIX_HP_LEFT, 0, 1, 0), |
547 | SOC_DAPM_SINGLE("Right DAC1 Switch", M98088_REG_25_MIX_HP_LEFT, 7, 1, 0), | |
548 | SOC_DAPM_SINGLE("Left DAC2 Switch", M98088_REG_25_MIX_HP_LEFT, 0, 1, 0), | |
549 | SOC_DAPM_SINGLE("Right DAC2 Switch", M98088_REG_25_MIX_HP_LEFT, 7, 1, 0), | |
e86e1244 MB |
550 | SOC_DAPM_SINGLE("MIC1 Switch", M98088_REG_25_MIX_HP_LEFT, 5, 1, 0), |
551 | SOC_DAPM_SINGLE("MIC2 Switch", M98088_REG_25_MIX_HP_LEFT, 6, 1, 0), | |
552 | SOC_DAPM_SINGLE("INA1 Switch", M98088_REG_25_MIX_HP_LEFT, 1, 1, 0), | |
553 | SOC_DAPM_SINGLE("INA2 Switch", M98088_REG_25_MIX_HP_LEFT, 2, 1, 0), | |
554 | SOC_DAPM_SINGLE("INB1 Switch", M98088_REG_25_MIX_HP_LEFT, 3, 1, 0), | |
555 | SOC_DAPM_SINGLE("INB2 Switch", M98088_REG_25_MIX_HP_LEFT, 4, 1, 0), | |
556 | }; | |
557 | ||
558 | /* Right headphone mixer switch */ | |
559 | static const struct snd_kcontrol_new max98088_right_hp_mixer_controls[] = { | |
560 | SOC_DAPM_SINGLE("Left DAC1 Switch", M98088_REG_26_MIX_HP_RIGHT, 7, 1, 0), | |
561 | SOC_DAPM_SINGLE("Right DAC1 Switch", M98088_REG_26_MIX_HP_RIGHT, 0, 1, 0), | |
562 | SOC_DAPM_SINGLE("Left DAC2 Switch", M98088_REG_26_MIX_HP_RIGHT, 7, 1, 0), | |
563 | SOC_DAPM_SINGLE("Right DAC2 Switch", M98088_REG_26_MIX_HP_RIGHT, 0, 1, 0), | |
564 | SOC_DAPM_SINGLE("MIC1 Switch", M98088_REG_26_MIX_HP_RIGHT, 5, 1, 0), | |
565 | SOC_DAPM_SINGLE("MIC2 Switch", M98088_REG_26_MIX_HP_RIGHT, 6, 1, 0), | |
566 | SOC_DAPM_SINGLE("INA1 Switch", M98088_REG_26_MIX_HP_RIGHT, 1, 1, 0), | |
567 | SOC_DAPM_SINGLE("INA2 Switch", M98088_REG_26_MIX_HP_RIGHT, 2, 1, 0), | |
568 | SOC_DAPM_SINGLE("INB1 Switch", M98088_REG_26_MIX_HP_RIGHT, 3, 1, 0), | |
569 | SOC_DAPM_SINGLE("INB2 Switch", M98088_REG_26_MIX_HP_RIGHT, 4, 1, 0), | |
570 | }; | |
571 | ||
572 | /* Left earpiece/receiver mixer switch */ | |
573 | static const struct snd_kcontrol_new max98088_left_rec_mixer_controls[] = { | |
770939c3 JP |
574 | SOC_DAPM_SINGLE("Left DAC1 Switch", M98088_REG_28_MIX_REC_LEFT, 0, 1, 0), |
575 | SOC_DAPM_SINGLE("Right DAC1 Switch", M98088_REG_28_MIX_REC_LEFT, 7, 1, 0), | |
576 | SOC_DAPM_SINGLE("Left DAC2 Switch", M98088_REG_28_MIX_REC_LEFT, 0, 1, 0), | |
577 | SOC_DAPM_SINGLE("Right DAC2 Switch", M98088_REG_28_MIX_REC_LEFT, 7, 1, 0), | |
e86e1244 MB |
578 | SOC_DAPM_SINGLE("MIC1 Switch", M98088_REG_28_MIX_REC_LEFT, 5, 1, 0), |
579 | SOC_DAPM_SINGLE("MIC2 Switch", M98088_REG_28_MIX_REC_LEFT, 6, 1, 0), | |
580 | SOC_DAPM_SINGLE("INA1 Switch", M98088_REG_28_MIX_REC_LEFT, 1, 1, 0), | |
581 | SOC_DAPM_SINGLE("INA2 Switch", M98088_REG_28_MIX_REC_LEFT, 2, 1, 0), | |
582 | SOC_DAPM_SINGLE("INB1 Switch", M98088_REG_28_MIX_REC_LEFT, 3, 1, 0), | |
583 | SOC_DAPM_SINGLE("INB2 Switch", M98088_REG_28_MIX_REC_LEFT, 4, 1, 0), | |
584 | }; | |
585 | ||
586 | /* Right earpiece/receiver mixer switch */ | |
587 | static const struct snd_kcontrol_new max98088_right_rec_mixer_controls[] = { | |
588 | SOC_DAPM_SINGLE("Left DAC1 Switch", M98088_REG_29_MIX_REC_RIGHT, 7, 1, 0), | |
589 | SOC_DAPM_SINGLE("Right DAC1 Switch", M98088_REG_29_MIX_REC_RIGHT, 0, 1, 0), | |
590 | SOC_DAPM_SINGLE("Left DAC2 Switch", M98088_REG_29_MIX_REC_RIGHT, 7, 1, 0), | |
591 | SOC_DAPM_SINGLE("Right DAC2 Switch", M98088_REG_29_MIX_REC_RIGHT, 0, 1, 0), | |
592 | SOC_DAPM_SINGLE("MIC1 Switch", M98088_REG_29_MIX_REC_RIGHT, 5, 1, 0), | |
593 | SOC_DAPM_SINGLE("MIC2 Switch", M98088_REG_29_MIX_REC_RIGHT, 6, 1, 0), | |
594 | SOC_DAPM_SINGLE("INA1 Switch", M98088_REG_29_MIX_REC_RIGHT, 1, 1, 0), | |
595 | SOC_DAPM_SINGLE("INA2 Switch", M98088_REG_29_MIX_REC_RIGHT, 2, 1, 0), | |
596 | SOC_DAPM_SINGLE("INB1 Switch", M98088_REG_29_MIX_REC_RIGHT, 3, 1, 0), | |
597 | SOC_DAPM_SINGLE("INB2 Switch", M98088_REG_29_MIX_REC_RIGHT, 4, 1, 0), | |
598 | }; | |
599 | ||
600 | /* Left ADC mixer switch */ | |
601 | static const struct snd_kcontrol_new max98088_left_ADC_mixer_controls[] = { | |
602 | SOC_DAPM_SINGLE("MIC1 Switch", M98088_REG_23_MIX_ADC_LEFT, 7, 1, 0), | |
603 | SOC_DAPM_SINGLE("MIC2 Switch", M98088_REG_23_MIX_ADC_LEFT, 6, 1, 0), | |
604 | SOC_DAPM_SINGLE("INA1 Switch", M98088_REG_23_MIX_ADC_LEFT, 3, 1, 0), | |
605 | SOC_DAPM_SINGLE("INA2 Switch", M98088_REG_23_MIX_ADC_LEFT, 2, 1, 0), | |
606 | SOC_DAPM_SINGLE("INB1 Switch", M98088_REG_23_MIX_ADC_LEFT, 1, 1, 0), | |
607 | SOC_DAPM_SINGLE("INB2 Switch", M98088_REG_23_MIX_ADC_LEFT, 0, 1, 0), | |
608 | }; | |
609 | ||
610 | /* Right ADC mixer switch */ | |
611 | static const struct snd_kcontrol_new max98088_right_ADC_mixer_controls[] = { | |
612 | SOC_DAPM_SINGLE("MIC1 Switch", M98088_REG_24_MIX_ADC_RIGHT, 7, 1, 0), | |
613 | SOC_DAPM_SINGLE("MIC2 Switch", M98088_REG_24_MIX_ADC_RIGHT, 6, 1, 0), | |
614 | SOC_DAPM_SINGLE("INA1 Switch", M98088_REG_24_MIX_ADC_RIGHT, 3, 1, 0), | |
615 | SOC_DAPM_SINGLE("INA2 Switch", M98088_REG_24_MIX_ADC_RIGHT, 2, 1, 0), | |
616 | SOC_DAPM_SINGLE("INB1 Switch", M98088_REG_24_MIX_ADC_RIGHT, 1, 1, 0), | |
617 | SOC_DAPM_SINGLE("INB2 Switch", M98088_REG_24_MIX_ADC_RIGHT, 0, 1, 0), | |
618 | }; | |
619 | ||
620 | static int max98088_mic_event(struct snd_soc_dapm_widget *w, | |
621 | struct snd_kcontrol *kcontrol, int event) | |
622 | { | |
0b5155bb | 623 | struct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm); |
e86e1244 MB |
624 | struct max98088_priv *max98088 = snd_soc_codec_get_drvdata(codec); |
625 | ||
626 | switch (event) { | |
627 | case SND_SOC_DAPM_POST_PMU: | |
628 | if (w->reg == M98088_REG_35_LVL_MIC1) { | |
629 | snd_soc_update_bits(codec, w->reg, M98088_MICPRE_MASK, | |
630 | (1+max98088->mic1pre)<<M98088_MICPRE_SHIFT); | |
631 | } else { | |
632 | snd_soc_update_bits(codec, w->reg, M98088_MICPRE_MASK, | |
633 | (1+max98088->mic2pre)<<M98088_MICPRE_SHIFT); | |
634 | } | |
635 | break; | |
636 | case SND_SOC_DAPM_POST_PMD: | |
637 | snd_soc_update_bits(codec, w->reg, M98088_MICPRE_MASK, 0); | |
638 | break; | |
639 | default: | |
640 | return -EINVAL; | |
641 | } | |
642 | ||
643 | return 0; | |
644 | } | |
645 | ||
646 | /* | |
647 | * The line inputs are 2-channel stereo inputs with the left | |
648 | * and right channels sharing a common PGA power control signal. | |
649 | */ | |
650 | static int max98088_line_pga(struct snd_soc_dapm_widget *w, | |
651 | int event, int line, u8 channel) | |
652 | { | |
0b5155bb | 653 | struct snd_soc_codec *codec = snd_soc_dapm_to_codec(w->dapm); |
e86e1244 MB |
654 | struct max98088_priv *max98088 = snd_soc_codec_get_drvdata(codec); |
655 | u8 *state; | |
656 | ||
bee026d0 TI |
657 | if (WARN_ON(!(channel == 1 || channel == 2))) |
658 | return -EINVAL; | |
e86e1244 MB |
659 | |
660 | switch (line) { | |
661 | case LINE_INA: | |
662 | state = &max98088->ina_state; | |
663 | break; | |
664 | case LINE_INB: | |
665 | state = &max98088->inb_state; | |
666 | break; | |
667 | default: | |
668 | return -EINVAL; | |
669 | } | |
670 | ||
671 | switch (event) { | |
672 | case SND_SOC_DAPM_POST_PMU: | |
673 | *state |= channel; | |
674 | snd_soc_update_bits(codec, w->reg, | |
675 | (1 << w->shift), (1 << w->shift)); | |
676 | break; | |
677 | case SND_SOC_DAPM_POST_PMD: | |
678 | *state &= ~channel; | |
679 | if (*state == 0) { | |
680 | snd_soc_update_bits(codec, w->reg, | |
681 | (1 << w->shift), 0); | |
682 | } | |
683 | break; | |
684 | default: | |
685 | return -EINVAL; | |
686 | } | |
687 | ||
688 | return 0; | |
689 | } | |
690 | ||
691 | static int max98088_pga_ina1_event(struct snd_soc_dapm_widget *w, | |
692 | struct snd_kcontrol *k, int event) | |
693 | { | |
694 | return max98088_line_pga(w, event, LINE_INA, 1); | |
695 | } | |
696 | ||
697 | static int max98088_pga_ina2_event(struct snd_soc_dapm_widget *w, | |
698 | struct snd_kcontrol *k, int event) | |
699 | { | |
700 | return max98088_line_pga(w, event, LINE_INA, 2); | |
701 | } | |
702 | ||
703 | static int max98088_pga_inb1_event(struct snd_soc_dapm_widget *w, | |
704 | struct snd_kcontrol *k, int event) | |
705 | { | |
706 | return max98088_line_pga(w, event, LINE_INB, 1); | |
707 | } | |
708 | ||
709 | static int max98088_pga_inb2_event(struct snd_soc_dapm_widget *w, | |
710 | struct snd_kcontrol *k, int event) | |
711 | { | |
712 | return max98088_line_pga(w, event, LINE_INB, 2); | |
713 | } | |
714 | ||
715 | static const struct snd_soc_dapm_widget max98088_dapm_widgets[] = { | |
716 | ||
717 | SND_SOC_DAPM_ADC("ADCL", "HiFi Capture", M98088_REG_4C_PWR_EN_IN, 1, 0), | |
718 | SND_SOC_DAPM_ADC("ADCR", "HiFi Capture", M98088_REG_4C_PWR_EN_IN, 0, 0), | |
719 | ||
720 | SND_SOC_DAPM_DAC("DACL1", "HiFi Playback", | |
721 | M98088_REG_4D_PWR_EN_OUT, 1, 0), | |
722 | SND_SOC_DAPM_DAC("DACR1", "HiFi Playback", | |
723 | M98088_REG_4D_PWR_EN_OUT, 0, 0), | |
724 | SND_SOC_DAPM_DAC("DACL2", "Aux Playback", | |
725 | M98088_REG_4D_PWR_EN_OUT, 1, 0), | |
726 | SND_SOC_DAPM_DAC("DACR2", "Aux Playback", | |
727 | M98088_REG_4D_PWR_EN_OUT, 0, 0), | |
728 | ||
729 | SND_SOC_DAPM_PGA("HP Left Out", M98088_REG_4D_PWR_EN_OUT, | |
730 | 7, 0, NULL, 0), | |
731 | SND_SOC_DAPM_PGA("HP Right Out", M98088_REG_4D_PWR_EN_OUT, | |
732 | 6, 0, NULL, 0), | |
733 | ||
734 | SND_SOC_DAPM_PGA("SPK Left Out", M98088_REG_4D_PWR_EN_OUT, | |
735 | 5, 0, NULL, 0), | |
736 | SND_SOC_DAPM_PGA("SPK Right Out", M98088_REG_4D_PWR_EN_OUT, | |
737 | 4, 0, NULL, 0), | |
738 | ||
739 | SND_SOC_DAPM_PGA("REC Left Out", M98088_REG_4D_PWR_EN_OUT, | |
740 | 3, 0, NULL, 0), | |
741 | SND_SOC_DAPM_PGA("REC Right Out", M98088_REG_4D_PWR_EN_OUT, | |
742 | 2, 0, NULL, 0), | |
743 | ||
744 | SND_SOC_DAPM_MUX("External MIC", SND_SOC_NOPM, 0, 0, | |
745 | &max98088_extmic_mux), | |
746 | ||
747 | SND_SOC_DAPM_MIXER("Left HP Mixer", SND_SOC_NOPM, 0, 0, | |
748 | &max98088_left_hp_mixer_controls[0], | |
749 | ARRAY_SIZE(max98088_left_hp_mixer_controls)), | |
750 | ||
751 | SND_SOC_DAPM_MIXER("Right HP Mixer", SND_SOC_NOPM, 0, 0, | |
752 | &max98088_right_hp_mixer_controls[0], | |
753 | ARRAY_SIZE(max98088_right_hp_mixer_controls)), | |
754 | ||
755 | SND_SOC_DAPM_MIXER("Left SPK Mixer", SND_SOC_NOPM, 0, 0, | |
756 | &max98088_left_speaker_mixer_controls[0], | |
757 | ARRAY_SIZE(max98088_left_speaker_mixer_controls)), | |
758 | ||
759 | SND_SOC_DAPM_MIXER("Right SPK Mixer", SND_SOC_NOPM, 0, 0, | |
760 | &max98088_right_speaker_mixer_controls[0], | |
761 | ARRAY_SIZE(max98088_right_speaker_mixer_controls)), | |
762 | ||
763 | SND_SOC_DAPM_MIXER("Left REC Mixer", SND_SOC_NOPM, 0, 0, | |
764 | &max98088_left_rec_mixer_controls[0], | |
765 | ARRAY_SIZE(max98088_left_rec_mixer_controls)), | |
766 | ||
767 | SND_SOC_DAPM_MIXER("Right REC Mixer", SND_SOC_NOPM, 0, 0, | |
768 | &max98088_right_rec_mixer_controls[0], | |
769 | ARRAY_SIZE(max98088_right_rec_mixer_controls)), | |
770 | ||
771 | SND_SOC_DAPM_MIXER("Left ADC Mixer", SND_SOC_NOPM, 0, 0, | |
772 | &max98088_left_ADC_mixer_controls[0], | |
773 | ARRAY_SIZE(max98088_left_ADC_mixer_controls)), | |
774 | ||
775 | SND_SOC_DAPM_MIXER("Right ADC Mixer", SND_SOC_NOPM, 0, 0, | |
776 | &max98088_right_ADC_mixer_controls[0], | |
777 | ARRAY_SIZE(max98088_right_ADC_mixer_controls)), | |
778 | ||
779 | SND_SOC_DAPM_PGA_E("MIC1 Input", M98088_REG_35_LVL_MIC1, | |
780 | 5, 0, NULL, 0, max98088_mic_event, | |
781 | SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD), | |
782 | ||
783 | SND_SOC_DAPM_PGA_E("MIC2 Input", M98088_REG_36_LVL_MIC2, | |
784 | 5, 0, NULL, 0, max98088_mic_event, | |
785 | SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD), | |
786 | ||
787 | SND_SOC_DAPM_PGA_E("INA1 Input", M98088_REG_4C_PWR_EN_IN, | |
788 | 7, 0, NULL, 0, max98088_pga_ina1_event, | |
789 | SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD), | |
790 | ||
791 | SND_SOC_DAPM_PGA_E("INA2 Input", M98088_REG_4C_PWR_EN_IN, | |
792 | 7, 0, NULL, 0, max98088_pga_ina2_event, | |
793 | SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD), | |
794 | ||
795 | SND_SOC_DAPM_PGA_E("INB1 Input", M98088_REG_4C_PWR_EN_IN, | |
796 | 6, 0, NULL, 0, max98088_pga_inb1_event, | |
797 | SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD), | |
798 | ||
799 | SND_SOC_DAPM_PGA_E("INB2 Input", M98088_REG_4C_PWR_EN_IN, | |
800 | 6, 0, NULL, 0, max98088_pga_inb2_event, | |
801 | SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD), | |
802 | ||
803 | SND_SOC_DAPM_MICBIAS("MICBIAS", M98088_REG_4C_PWR_EN_IN, 3, 0), | |
804 | ||
e86e1244 MB |
805 | SND_SOC_DAPM_OUTPUT("HPL"), |
806 | SND_SOC_DAPM_OUTPUT("HPR"), | |
807 | SND_SOC_DAPM_OUTPUT("SPKL"), | |
808 | SND_SOC_DAPM_OUTPUT("SPKR"), | |
809 | SND_SOC_DAPM_OUTPUT("RECL"), | |
810 | SND_SOC_DAPM_OUTPUT("RECR"), | |
811 | ||
812 | SND_SOC_DAPM_INPUT("MIC1"), | |
813 | SND_SOC_DAPM_INPUT("MIC2"), | |
814 | SND_SOC_DAPM_INPUT("INA1"), | |
815 | SND_SOC_DAPM_INPUT("INA2"), | |
816 | SND_SOC_DAPM_INPUT("INB1"), | |
817 | SND_SOC_DAPM_INPUT("INB2"), | |
818 | }; | |
819 | ||
dc6fc49b | 820 | static const struct snd_soc_dapm_route max98088_audio_map[] = { |
e86e1244 MB |
821 | /* Left headphone output mixer */ |
822 | {"Left HP Mixer", "Left DAC1 Switch", "DACL1"}, | |
823 | {"Left HP Mixer", "Left DAC2 Switch", "DACL2"}, | |
824 | {"Left HP Mixer", "Right DAC1 Switch", "DACR1"}, | |
825 | {"Left HP Mixer", "Right DAC2 Switch", "DACR2"}, | |
826 | {"Left HP Mixer", "MIC1 Switch", "MIC1 Input"}, | |
827 | {"Left HP Mixer", "MIC2 Switch", "MIC2 Input"}, | |
828 | {"Left HP Mixer", "INA1 Switch", "INA1 Input"}, | |
829 | {"Left HP Mixer", "INA2 Switch", "INA2 Input"}, | |
830 | {"Left HP Mixer", "INB1 Switch", "INB1 Input"}, | |
831 | {"Left HP Mixer", "INB2 Switch", "INB2 Input"}, | |
832 | ||
833 | /* Right headphone output mixer */ | |
834 | {"Right HP Mixer", "Left DAC1 Switch", "DACL1"}, | |
835 | {"Right HP Mixer", "Left DAC2 Switch", "DACL2" }, | |
836 | {"Right HP Mixer", "Right DAC1 Switch", "DACR1"}, | |
837 | {"Right HP Mixer", "Right DAC2 Switch", "DACR2"}, | |
838 | {"Right HP Mixer", "MIC1 Switch", "MIC1 Input"}, | |
839 | {"Right HP Mixer", "MIC2 Switch", "MIC2 Input"}, | |
840 | {"Right HP Mixer", "INA1 Switch", "INA1 Input"}, | |
841 | {"Right HP Mixer", "INA2 Switch", "INA2 Input"}, | |
842 | {"Right HP Mixer", "INB1 Switch", "INB1 Input"}, | |
843 | {"Right HP Mixer", "INB2 Switch", "INB2 Input"}, | |
844 | ||
845 | /* Left speaker output mixer */ | |
846 | {"Left SPK Mixer", "Left DAC1 Switch", "DACL1"}, | |
847 | {"Left SPK Mixer", "Left DAC2 Switch", "DACL2"}, | |
848 | {"Left SPK Mixer", "Right DAC1 Switch", "DACR1"}, | |
849 | {"Left SPK Mixer", "Right DAC2 Switch", "DACR2"}, | |
850 | {"Left SPK Mixer", "MIC1 Switch", "MIC1 Input"}, | |
851 | {"Left SPK Mixer", "MIC2 Switch", "MIC2 Input"}, | |
852 | {"Left SPK Mixer", "INA1 Switch", "INA1 Input"}, | |
853 | {"Left SPK Mixer", "INA2 Switch", "INA2 Input"}, | |
854 | {"Left SPK Mixer", "INB1 Switch", "INB1 Input"}, | |
855 | {"Left SPK Mixer", "INB2 Switch", "INB2 Input"}, | |
856 | ||
857 | /* Right speaker output mixer */ | |
858 | {"Right SPK Mixer", "Left DAC1 Switch", "DACL1"}, | |
859 | {"Right SPK Mixer", "Left DAC2 Switch", "DACL2"}, | |
860 | {"Right SPK Mixer", "Right DAC1 Switch", "DACR1"}, | |
861 | {"Right SPK Mixer", "Right DAC2 Switch", "DACR2"}, | |
862 | {"Right SPK Mixer", "MIC1 Switch", "MIC1 Input"}, | |
863 | {"Right SPK Mixer", "MIC2 Switch", "MIC2 Input"}, | |
864 | {"Right SPK Mixer", "INA1 Switch", "INA1 Input"}, | |
865 | {"Right SPK Mixer", "INA2 Switch", "INA2 Input"}, | |
866 | {"Right SPK Mixer", "INB1 Switch", "INB1 Input"}, | |
867 | {"Right SPK Mixer", "INB2 Switch", "INB2 Input"}, | |
868 | ||
869 | /* Earpiece/Receiver output mixer */ | |
870 | {"Left REC Mixer", "Left DAC1 Switch", "DACL1"}, | |
871 | {"Left REC Mixer", "Left DAC2 Switch", "DACL2"}, | |
872 | {"Left REC Mixer", "Right DAC1 Switch", "DACR1"}, | |
873 | {"Left REC Mixer", "Right DAC2 Switch", "DACR2"}, | |
874 | {"Left REC Mixer", "MIC1 Switch", "MIC1 Input"}, | |
875 | {"Left REC Mixer", "MIC2 Switch", "MIC2 Input"}, | |
876 | {"Left REC Mixer", "INA1 Switch", "INA1 Input"}, | |
877 | {"Left REC Mixer", "INA2 Switch", "INA2 Input"}, | |
878 | {"Left REC Mixer", "INB1 Switch", "INB1 Input"}, | |
879 | {"Left REC Mixer", "INB2 Switch", "INB2 Input"}, | |
880 | ||
881 | /* Earpiece/Receiver output mixer */ | |
882 | {"Right REC Mixer", "Left DAC1 Switch", "DACL1"}, | |
883 | {"Right REC Mixer", "Left DAC2 Switch", "DACL2"}, | |
884 | {"Right REC Mixer", "Right DAC1 Switch", "DACR1"}, | |
885 | {"Right REC Mixer", "Right DAC2 Switch", "DACR2"}, | |
886 | {"Right REC Mixer", "MIC1 Switch", "MIC1 Input"}, | |
887 | {"Right REC Mixer", "MIC2 Switch", "MIC2 Input"}, | |
888 | {"Right REC Mixer", "INA1 Switch", "INA1 Input"}, | |
889 | {"Right REC Mixer", "INA2 Switch", "INA2 Input"}, | |
890 | {"Right REC Mixer", "INB1 Switch", "INB1 Input"}, | |
891 | {"Right REC Mixer", "INB2 Switch", "INB2 Input"}, | |
892 | ||
893 | {"HP Left Out", NULL, "Left HP Mixer"}, | |
894 | {"HP Right Out", NULL, "Right HP Mixer"}, | |
895 | {"SPK Left Out", NULL, "Left SPK Mixer"}, | |
896 | {"SPK Right Out", NULL, "Right SPK Mixer"}, | |
897 | {"REC Left Out", NULL, "Left REC Mixer"}, | |
898 | {"REC Right Out", NULL, "Right REC Mixer"}, | |
899 | ||
900 | {"HPL", NULL, "HP Left Out"}, | |
901 | {"HPR", NULL, "HP Right Out"}, | |
902 | {"SPKL", NULL, "SPK Left Out"}, | |
903 | {"SPKR", NULL, "SPK Right Out"}, | |
904 | {"RECL", NULL, "REC Left Out"}, | |
905 | {"RECR", NULL, "REC Right Out"}, | |
906 | ||
907 | /* Left ADC input mixer */ | |
908 | {"Left ADC Mixer", "MIC1 Switch", "MIC1 Input"}, | |
909 | {"Left ADC Mixer", "MIC2 Switch", "MIC2 Input"}, | |
910 | {"Left ADC Mixer", "INA1 Switch", "INA1 Input"}, | |
911 | {"Left ADC Mixer", "INA2 Switch", "INA2 Input"}, | |
912 | {"Left ADC Mixer", "INB1 Switch", "INB1 Input"}, | |
913 | {"Left ADC Mixer", "INB2 Switch", "INB2 Input"}, | |
914 | ||
915 | /* Right ADC input mixer */ | |
916 | {"Right ADC Mixer", "MIC1 Switch", "MIC1 Input"}, | |
917 | {"Right ADC Mixer", "MIC2 Switch", "MIC2 Input"}, | |
918 | {"Right ADC Mixer", "INA1 Switch", "INA1 Input"}, | |
919 | {"Right ADC Mixer", "INA2 Switch", "INA2 Input"}, | |
920 | {"Right ADC Mixer", "INB1 Switch", "INB1 Input"}, | |
921 | {"Right ADC Mixer", "INB2 Switch", "INB2 Input"}, | |
922 | ||
923 | /* Inputs */ | |
924 | {"ADCL", NULL, "Left ADC Mixer"}, | |
925 | {"ADCR", NULL, "Right ADC Mixer"}, | |
926 | {"INA1 Input", NULL, "INA1"}, | |
927 | {"INA2 Input", NULL, "INA2"}, | |
928 | {"INB1 Input", NULL, "INB1"}, | |
929 | {"INB2 Input", NULL, "INB2"}, | |
930 | {"MIC1 Input", NULL, "MIC1"}, | |
931 | {"MIC2 Input", NULL, "MIC2"}, | |
932 | }; | |
933 | ||
e86e1244 MB |
934 | /* codec mclk clock divider coefficients */ |
935 | static const struct { | |
936 | u32 rate; | |
937 | u8 sr; | |
938 | } rate_table[] = { | |
939 | {8000, 0x10}, | |
940 | {11025, 0x20}, | |
941 | {16000, 0x30}, | |
942 | {22050, 0x40}, | |
943 | {24000, 0x50}, | |
944 | {32000, 0x60}, | |
945 | {44100, 0x70}, | |
946 | {48000, 0x80}, | |
947 | {88200, 0x90}, | |
948 | {96000, 0xA0}, | |
949 | }; | |
950 | ||
951 | static inline int rate_value(int rate, u8 *value) | |
952 | { | |
953 | int i; | |
954 | ||
955 | for (i = 0; i < ARRAY_SIZE(rate_table); i++) { | |
956 | if (rate_table[i].rate >= rate) { | |
957 | *value = rate_table[i].sr; | |
958 | return 0; | |
959 | } | |
960 | } | |
961 | *value = rate_table[0].sr; | |
962 | return -EINVAL; | |
963 | } | |
964 | ||
965 | static int max98088_dai1_hw_params(struct snd_pcm_substream *substream, | |
966 | struct snd_pcm_hw_params *params, | |
967 | struct snd_soc_dai *dai) | |
968 | { | |
969 | struct snd_soc_codec *codec = dai->codec; | |
970 | struct max98088_priv *max98088 = snd_soc_codec_get_drvdata(codec); | |
971 | struct max98088_cdata *cdata; | |
972 | unsigned long long ni; | |
973 | unsigned int rate; | |
974 | u8 regval; | |
975 | ||
976 | cdata = &max98088->dai[0]; | |
977 | ||
978 | rate = params_rate(params); | |
979 | ||
793f7703 MB |
980 | switch (params_width(params)) { |
981 | case 16: | |
e86e1244 MB |
982 | snd_soc_update_bits(codec, M98088_REG_14_DAI1_FORMAT, |
983 | M98088_DAI_WS, 0); | |
984 | break; | |
793f7703 | 985 | case 24: |
e86e1244 MB |
986 | snd_soc_update_bits(codec, M98088_REG_14_DAI1_FORMAT, |
987 | M98088_DAI_WS, M98088_DAI_WS); | |
988 | break; | |
989 | default: | |
990 | return -EINVAL; | |
991 | } | |
992 | ||
993 | snd_soc_update_bits(codec, M98088_REG_51_PWR_SYS, M98088_SHDNRUN, 0); | |
994 | ||
995 | if (rate_value(rate, ®val)) | |
996 | return -EINVAL; | |
997 | ||
998 | snd_soc_update_bits(codec, M98088_REG_11_DAI1_CLKMODE, | |
999 | M98088_CLKMODE_MASK, regval); | |
1000 | cdata->rate = rate; | |
1001 | ||
1002 | /* Configure NI when operating as master */ | |
1003 | if (snd_soc_read(codec, M98088_REG_14_DAI1_FORMAT) | |
1004 | & M98088_DAI_MAS) { | |
1005 | if (max98088->sysclk == 0) { | |
1006 | dev_err(codec->dev, "Invalid system clock frequency\n"); | |
1007 | return -EINVAL; | |
1008 | } | |
1009 | ni = 65536ULL * (rate < 50000 ? 96ULL : 48ULL) | |
1010 | * (unsigned long long int)rate; | |
1011 | do_div(ni, (unsigned long long int)max98088->sysclk); | |
1012 | snd_soc_write(codec, M98088_REG_12_DAI1_CLKCFG_HI, | |
1013 | (ni >> 8) & 0x7F); | |
1014 | snd_soc_write(codec, M98088_REG_13_DAI1_CLKCFG_LO, | |
1015 | ni & 0xFF); | |
1016 | } | |
1017 | ||
1018 | /* Update sample rate mode */ | |
1019 | if (rate < 50000) | |
1020 | snd_soc_update_bits(codec, M98088_REG_18_DAI1_FILTERS, | |
1021 | M98088_DAI_DHF, 0); | |
1022 | else | |
1023 | snd_soc_update_bits(codec, M98088_REG_18_DAI1_FILTERS, | |
1024 | M98088_DAI_DHF, M98088_DAI_DHF); | |
1025 | ||
1026 | snd_soc_update_bits(codec, M98088_REG_51_PWR_SYS, M98088_SHDNRUN, | |
1027 | M98088_SHDNRUN); | |
1028 | ||
1029 | return 0; | |
1030 | } | |
1031 | ||
1032 | static int max98088_dai2_hw_params(struct snd_pcm_substream *substream, | |
1033 | struct snd_pcm_hw_params *params, | |
1034 | struct snd_soc_dai *dai) | |
1035 | { | |
1036 | struct snd_soc_codec *codec = dai->codec; | |
1037 | struct max98088_priv *max98088 = snd_soc_codec_get_drvdata(codec); | |
1038 | struct max98088_cdata *cdata; | |
1039 | unsigned long long ni; | |
1040 | unsigned int rate; | |
1041 | u8 regval; | |
1042 | ||
1043 | cdata = &max98088->dai[1]; | |
1044 | ||
1045 | rate = params_rate(params); | |
1046 | ||
b05e16d2 MB |
1047 | switch (params_width(params)) { |
1048 | case 16: | |
e86e1244 MB |
1049 | snd_soc_update_bits(codec, M98088_REG_1C_DAI2_FORMAT, |
1050 | M98088_DAI_WS, 0); | |
1051 | break; | |
b05e16d2 | 1052 | case 24: |
e86e1244 MB |
1053 | snd_soc_update_bits(codec, M98088_REG_1C_DAI2_FORMAT, |
1054 | M98088_DAI_WS, M98088_DAI_WS); | |
1055 | break; | |
1056 | default: | |
1057 | return -EINVAL; | |
1058 | } | |
1059 | ||
1060 | snd_soc_update_bits(codec, M98088_REG_51_PWR_SYS, M98088_SHDNRUN, 0); | |
1061 | ||
1062 | if (rate_value(rate, ®val)) | |
1063 | return -EINVAL; | |
1064 | ||
1065 | snd_soc_update_bits(codec, M98088_REG_19_DAI2_CLKMODE, | |
1066 | M98088_CLKMODE_MASK, regval); | |
1067 | cdata->rate = rate; | |
1068 | ||
1069 | /* Configure NI when operating as master */ | |
1070 | if (snd_soc_read(codec, M98088_REG_1C_DAI2_FORMAT) | |
1071 | & M98088_DAI_MAS) { | |
1072 | if (max98088->sysclk == 0) { | |
1073 | dev_err(codec->dev, "Invalid system clock frequency\n"); | |
1074 | return -EINVAL; | |
1075 | } | |
1076 | ni = 65536ULL * (rate < 50000 ? 96ULL : 48ULL) | |
1077 | * (unsigned long long int)rate; | |
1078 | do_div(ni, (unsigned long long int)max98088->sysclk); | |
1079 | snd_soc_write(codec, M98088_REG_1A_DAI2_CLKCFG_HI, | |
1080 | (ni >> 8) & 0x7F); | |
1081 | snd_soc_write(codec, M98088_REG_1B_DAI2_CLKCFG_LO, | |
1082 | ni & 0xFF); | |
1083 | } | |
1084 | ||
1085 | /* Update sample rate mode */ | |
1086 | if (rate < 50000) | |
1087 | snd_soc_update_bits(codec, M98088_REG_20_DAI2_FILTERS, | |
1088 | M98088_DAI_DHF, 0); | |
1089 | else | |
1090 | snd_soc_update_bits(codec, M98088_REG_20_DAI2_FILTERS, | |
1091 | M98088_DAI_DHF, M98088_DAI_DHF); | |
1092 | ||
1093 | snd_soc_update_bits(codec, M98088_REG_51_PWR_SYS, M98088_SHDNRUN, | |
1094 | M98088_SHDNRUN); | |
1095 | ||
1096 | return 0; | |
1097 | } | |
1098 | ||
1099 | static int max98088_dai_set_sysclk(struct snd_soc_dai *dai, | |
1100 | int clk_id, unsigned int freq, int dir) | |
1101 | { | |
1102 | struct snd_soc_codec *codec = dai->codec; | |
1103 | struct max98088_priv *max98088 = snd_soc_codec_get_drvdata(codec); | |
1104 | ||
1105 | /* Requested clock frequency is already setup */ | |
1106 | if (freq == max98088->sysclk) | |
1107 | return 0; | |
1108 | ||
e86e1244 MB |
1109 | /* Setup clocks for slave mode, and using the PLL |
1110 | * PSCLK = 0x01 (when master clk is 10MHz to 20MHz) | |
1111 | * 0x02 (when master clk is 20MHz to 30MHz).. | |
1112 | */ | |
1113 | if ((freq >= 10000000) && (freq < 20000000)) { | |
1114 | snd_soc_write(codec, M98088_REG_10_SYS_CLK, 0x10); | |
1115 | } else if ((freq >= 20000000) && (freq < 30000000)) { | |
1116 | snd_soc_write(codec, M98088_REG_10_SYS_CLK, 0x20); | |
1117 | } else { | |
1118 | dev_err(codec->dev, "Invalid master clock frequency\n"); | |
1119 | return -EINVAL; | |
1120 | } | |
1121 | ||
1122 | if (snd_soc_read(codec, M98088_REG_51_PWR_SYS) & M98088_SHDNRUN) { | |
1123 | snd_soc_update_bits(codec, M98088_REG_51_PWR_SYS, | |
1124 | M98088_SHDNRUN, 0); | |
1125 | snd_soc_update_bits(codec, M98088_REG_51_PWR_SYS, | |
1126 | M98088_SHDNRUN, M98088_SHDNRUN); | |
1127 | } | |
1128 | ||
1129 | dev_dbg(dai->dev, "Clock source is %d at %uHz\n", clk_id, freq); | |
1130 | ||
1131 | max98088->sysclk = freq; | |
1132 | return 0; | |
1133 | } | |
1134 | ||
1135 | static int max98088_dai1_set_fmt(struct snd_soc_dai *codec_dai, | |
1136 | unsigned int fmt) | |
1137 | { | |
1138 | struct snd_soc_codec *codec = codec_dai->codec; | |
1139 | struct max98088_priv *max98088 = snd_soc_codec_get_drvdata(codec); | |
1140 | struct max98088_cdata *cdata; | |
1141 | u8 reg15val; | |
1142 | u8 reg14val = 0; | |
1143 | ||
1144 | cdata = &max98088->dai[0]; | |
1145 | ||
1146 | if (fmt != cdata->fmt) { | |
1147 | cdata->fmt = fmt; | |
1148 | ||
1149 | switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) { | |
1150 | case SND_SOC_DAIFMT_CBS_CFS: | |
1151 | /* Slave mode PLL */ | |
1152 | snd_soc_write(codec, M98088_REG_12_DAI1_CLKCFG_HI, | |
1153 | 0x80); | |
1154 | snd_soc_write(codec, M98088_REG_13_DAI1_CLKCFG_LO, | |
1155 | 0x00); | |
1156 | break; | |
1157 | case SND_SOC_DAIFMT_CBM_CFM: | |
1158 | /* Set to master mode */ | |
1159 | reg14val |= M98088_DAI_MAS; | |
1160 | break; | |
1161 | case SND_SOC_DAIFMT_CBS_CFM: | |
1162 | case SND_SOC_DAIFMT_CBM_CFS: | |
1163 | default: | |
1164 | dev_err(codec->dev, "Clock mode unsupported"); | |
1165 | return -EINVAL; | |
1166 | } | |
1167 | ||
1168 | switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) { | |
1169 | case SND_SOC_DAIFMT_I2S: | |
1170 | reg14val |= M98088_DAI_DLY; | |
1171 | break; | |
1172 | case SND_SOC_DAIFMT_LEFT_J: | |
1173 | break; | |
1174 | default: | |
1175 | return -EINVAL; | |
1176 | } | |
1177 | ||
1178 | switch (fmt & SND_SOC_DAIFMT_INV_MASK) { | |
1179 | case SND_SOC_DAIFMT_NB_NF: | |
1180 | break; | |
1181 | case SND_SOC_DAIFMT_NB_IF: | |
1182 | reg14val |= M98088_DAI_WCI; | |
1183 | break; | |
1184 | case SND_SOC_DAIFMT_IB_NF: | |
1185 | reg14val |= M98088_DAI_BCI; | |
1186 | break; | |
1187 | case SND_SOC_DAIFMT_IB_IF: | |
1188 | reg14val |= M98088_DAI_BCI|M98088_DAI_WCI; | |
1189 | break; | |
1190 | default: | |
1191 | return -EINVAL; | |
1192 | } | |
1193 | ||
1194 | snd_soc_update_bits(codec, M98088_REG_14_DAI1_FORMAT, | |
1195 | M98088_DAI_MAS | M98088_DAI_DLY | M98088_DAI_BCI | | |
1196 | M98088_DAI_WCI, reg14val); | |
1197 | ||
1198 | reg15val = M98088_DAI_BSEL64; | |
1199 | if (max98088->digmic) | |
1200 | reg15val |= M98088_DAI_OSR64; | |
1201 | snd_soc_write(codec, M98088_REG_15_DAI1_CLOCK, reg15val); | |
1202 | } | |
1203 | ||
1204 | return 0; | |
1205 | } | |
1206 | ||
1207 | static int max98088_dai2_set_fmt(struct snd_soc_dai *codec_dai, | |
1208 | unsigned int fmt) | |
1209 | { | |
1210 | struct snd_soc_codec *codec = codec_dai->codec; | |
1211 | struct max98088_priv *max98088 = snd_soc_codec_get_drvdata(codec); | |
1212 | struct max98088_cdata *cdata; | |
1213 | u8 reg1Cval = 0; | |
1214 | ||
1215 | cdata = &max98088->dai[1]; | |
1216 | ||
1217 | if (fmt != cdata->fmt) { | |
1218 | cdata->fmt = fmt; | |
1219 | ||
1220 | switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) { | |
1221 | case SND_SOC_DAIFMT_CBS_CFS: | |
1222 | /* Slave mode PLL */ | |
1223 | snd_soc_write(codec, M98088_REG_1A_DAI2_CLKCFG_HI, | |
1224 | 0x80); | |
1225 | snd_soc_write(codec, M98088_REG_1B_DAI2_CLKCFG_LO, | |
1226 | 0x00); | |
1227 | break; | |
1228 | case SND_SOC_DAIFMT_CBM_CFM: | |
1229 | /* Set to master mode */ | |
1230 | reg1Cval |= M98088_DAI_MAS; | |
1231 | break; | |
1232 | case SND_SOC_DAIFMT_CBS_CFM: | |
1233 | case SND_SOC_DAIFMT_CBM_CFS: | |
1234 | default: | |
1235 | dev_err(codec->dev, "Clock mode unsupported"); | |
1236 | return -EINVAL; | |
1237 | } | |
1238 | ||
1239 | switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) { | |
1240 | case SND_SOC_DAIFMT_I2S: | |
1241 | reg1Cval |= M98088_DAI_DLY; | |
1242 | break; | |
1243 | case SND_SOC_DAIFMT_LEFT_J: | |
1244 | break; | |
1245 | default: | |
1246 | return -EINVAL; | |
1247 | } | |
1248 | ||
1249 | switch (fmt & SND_SOC_DAIFMT_INV_MASK) { | |
1250 | case SND_SOC_DAIFMT_NB_NF: | |
1251 | break; | |
1252 | case SND_SOC_DAIFMT_NB_IF: | |
1253 | reg1Cval |= M98088_DAI_WCI; | |
1254 | break; | |
1255 | case SND_SOC_DAIFMT_IB_NF: | |
1256 | reg1Cval |= M98088_DAI_BCI; | |
1257 | break; | |
1258 | case SND_SOC_DAIFMT_IB_IF: | |
1259 | reg1Cval |= M98088_DAI_BCI|M98088_DAI_WCI; | |
1260 | break; | |
1261 | default: | |
1262 | return -EINVAL; | |
1263 | } | |
1264 | ||
1265 | snd_soc_update_bits(codec, M98088_REG_1C_DAI2_FORMAT, | |
1266 | M98088_DAI_MAS | M98088_DAI_DLY | M98088_DAI_BCI | | |
1267 | M98088_DAI_WCI, reg1Cval); | |
1268 | ||
1269 | snd_soc_write(codec, M98088_REG_1D_DAI2_CLOCK, | |
1270 | M98088_DAI_BSEL64); | |
1271 | } | |
1272 | ||
1273 | return 0; | |
1274 | } | |
1275 | ||
25709f6d JP |
1276 | static int max98088_dai1_digital_mute(struct snd_soc_dai *codec_dai, int mute) |
1277 | { | |
1278 | struct snd_soc_codec *codec = codec_dai->codec; | |
1279 | int reg; | |
1280 | ||
1281 | if (mute) | |
1282 | reg = M98088_DAI_MUTE; | |
1283 | else | |
1284 | reg = 0; | |
1285 | ||
1286 | snd_soc_update_bits(codec, M98088_REG_2F_LVL_DAI1_PLAY, | |
1287 | M98088_DAI_MUTE_MASK, reg); | |
1288 | return 0; | |
1289 | } | |
1290 | ||
1291 | static int max98088_dai2_digital_mute(struct snd_soc_dai *codec_dai, int mute) | |
1292 | { | |
1293 | struct snd_soc_codec *codec = codec_dai->codec; | |
1294 | int reg; | |
1295 | ||
1296 | if (mute) | |
1297 | reg = M98088_DAI_MUTE; | |
1298 | else | |
1299 | reg = 0; | |
1300 | ||
1301 | snd_soc_update_bits(codec, M98088_REG_31_LVL_DAI2_PLAY, | |
1302 | M98088_DAI_MUTE_MASK, reg); | |
1303 | return 0; | |
1304 | } | |
1305 | ||
e86e1244 MB |
1306 | static int max98088_set_bias_level(struct snd_soc_codec *codec, |
1307 | enum snd_soc_bias_level level) | |
1308 | { | |
4127d5d5 MB |
1309 | struct max98088_priv *max98088 = snd_soc_codec_get_drvdata(codec); |
1310 | ||
1311 | switch (level) { | |
1312 | case SND_SOC_BIAS_ON: | |
1313 | break; | |
1314 | ||
1315 | case SND_SOC_BIAS_PREPARE: | |
1316 | break; | |
1317 | ||
1318 | case SND_SOC_BIAS_STANDBY: | |
0fbcbef9 | 1319 | if (snd_soc_codec_get_bias_level(codec) == SND_SOC_BIAS_OFF) |
4127d5d5 MB |
1320 | regcache_sync(max98088->regmap); |
1321 | ||
1322 | snd_soc_update_bits(codec, M98088_REG_4C_PWR_EN_IN, | |
1323 | M98088_MBEN, M98088_MBEN); | |
1324 | break; | |
1325 | ||
1326 | case SND_SOC_BIAS_OFF: | |
1327 | snd_soc_update_bits(codec, M98088_REG_4C_PWR_EN_IN, | |
1328 | M98088_MBEN, 0); | |
1329 | regcache_mark_dirty(max98088->regmap); | |
1330 | break; | |
1331 | } | |
4127d5d5 | 1332 | return 0; |
e86e1244 MB |
1333 | } |
1334 | ||
1335 | #define MAX98088_RATES SNDRV_PCM_RATE_8000_96000 | |
1336 | #define MAX98088_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S24_LE) | |
1337 | ||
85e7652d | 1338 | static const struct snd_soc_dai_ops max98088_dai1_ops = { |
e86e1244 MB |
1339 | .set_sysclk = max98088_dai_set_sysclk, |
1340 | .set_fmt = max98088_dai1_set_fmt, | |
1341 | .hw_params = max98088_dai1_hw_params, | |
25709f6d | 1342 | .digital_mute = max98088_dai1_digital_mute, |
e86e1244 MB |
1343 | }; |
1344 | ||
85e7652d | 1345 | static const struct snd_soc_dai_ops max98088_dai2_ops = { |
e86e1244 MB |
1346 | .set_sysclk = max98088_dai_set_sysclk, |
1347 | .set_fmt = max98088_dai2_set_fmt, | |
1348 | .hw_params = max98088_dai2_hw_params, | |
25709f6d | 1349 | .digital_mute = max98088_dai2_digital_mute, |
e86e1244 MB |
1350 | }; |
1351 | ||
1352 | static struct snd_soc_dai_driver max98088_dai[] = { | |
1353 | { | |
1354 | .name = "HiFi", | |
1355 | .playback = { | |
1356 | .stream_name = "HiFi Playback", | |
1357 | .channels_min = 1, | |
1358 | .channels_max = 2, | |
1359 | .rates = MAX98088_RATES, | |
1360 | .formats = MAX98088_FORMATS, | |
1361 | }, | |
1362 | .capture = { | |
1363 | .stream_name = "HiFi Capture", | |
1364 | .channels_min = 1, | |
1365 | .channels_max = 2, | |
1366 | .rates = MAX98088_RATES, | |
1367 | .formats = MAX98088_FORMATS, | |
1368 | }, | |
1369 | .ops = &max98088_dai1_ops, | |
1370 | }, | |
1371 | { | |
1372 | .name = "Aux", | |
1373 | .playback = { | |
1374 | .stream_name = "Aux Playback", | |
1375 | .channels_min = 1, | |
1376 | .channels_max = 2, | |
1377 | .rates = MAX98088_RATES, | |
1378 | .formats = MAX98088_FORMATS, | |
1379 | }, | |
1380 | .ops = &max98088_dai2_ops, | |
1381 | } | |
1382 | }; | |
1383 | ||
8754f226 RM |
1384 | static const char *eq_mode_name[] = {"EQ1 Mode", "EQ2 Mode"}; |
1385 | ||
1386 | static int max98088_get_channel(struct snd_soc_codec *codec, const char *name) | |
e86e1244 | 1387 | { |
8754f226 RM |
1388 | int i; |
1389 | ||
1390 | for (i = 0; i < ARRAY_SIZE(eq_mode_name); i++) | |
1391 | if (strcmp(name, eq_mode_name[i]) == 0) | |
1392 | return i; | |
1393 | ||
1394 | /* Shouldn't happen */ | |
1395 | dev_err(codec->dev, "Bad EQ channel name '%s'\n", name); | |
1396 | return -EINVAL; | |
e86e1244 MB |
1397 | } |
1398 | ||
1399 | static void max98088_setup_eq1(struct snd_soc_codec *codec) | |
1400 | { | |
1401 | struct max98088_priv *max98088 = snd_soc_codec_get_drvdata(codec); | |
1402 | struct max98088_pdata *pdata = max98088->pdata; | |
1403 | struct max98088_eq_cfg *coef_set; | |
1404 | int best, best_val, save, i, sel, fs; | |
1405 | struct max98088_cdata *cdata; | |
1406 | ||
1407 | cdata = &max98088->dai[0]; | |
1408 | ||
1409 | if (!pdata || !max98088->eq_textcnt) | |
1410 | return; | |
1411 | ||
1412 | /* Find the selected configuration with nearest sample rate */ | |
1413 | fs = cdata->rate; | |
1414 | sel = cdata->eq_sel; | |
1415 | ||
1416 | best = 0; | |
1417 | best_val = INT_MAX; | |
1418 | for (i = 0; i < pdata->eq_cfgcnt; i++) { | |
1419 | if (strcmp(pdata->eq_cfg[i].name, max98088->eq_texts[sel]) == 0 && | |
1420 | abs(pdata->eq_cfg[i].rate - fs) < best_val) { | |
1421 | best = i; | |
1422 | best_val = abs(pdata->eq_cfg[i].rate - fs); | |
1423 | } | |
1424 | } | |
1425 | ||
1426 | dev_dbg(codec->dev, "Selected %s/%dHz for %dHz sample rate\n", | |
1427 | pdata->eq_cfg[best].name, | |
1428 | pdata->eq_cfg[best].rate, fs); | |
1429 | ||
1430 | /* Disable EQ while configuring, and save current on/off state */ | |
1431 | save = snd_soc_read(codec, M98088_REG_49_CFG_LEVEL); | |
1432 | snd_soc_update_bits(codec, M98088_REG_49_CFG_LEVEL, M98088_EQ1EN, 0); | |
1433 | ||
1434 | coef_set = &pdata->eq_cfg[sel]; | |
1435 | ||
1436 | m98088_eq_band(codec, 0, 0, coef_set->band1); | |
1437 | m98088_eq_band(codec, 0, 1, coef_set->band2); | |
1438 | m98088_eq_band(codec, 0, 2, coef_set->band3); | |
1439 | m98088_eq_band(codec, 0, 3, coef_set->band4); | |
1440 | m98088_eq_band(codec, 0, 4, coef_set->band5); | |
1441 | ||
1442 | /* Restore the original on/off state */ | |
1443 | snd_soc_update_bits(codec, M98088_REG_49_CFG_LEVEL, M98088_EQ1EN, save); | |
1444 | } | |
1445 | ||
1446 | static void max98088_setup_eq2(struct snd_soc_codec *codec) | |
1447 | { | |
1448 | struct max98088_priv *max98088 = snd_soc_codec_get_drvdata(codec); | |
1449 | struct max98088_pdata *pdata = max98088->pdata; | |
1450 | struct max98088_eq_cfg *coef_set; | |
1451 | int best, best_val, save, i, sel, fs; | |
1452 | struct max98088_cdata *cdata; | |
1453 | ||
1454 | cdata = &max98088->dai[1]; | |
1455 | ||
1456 | if (!pdata || !max98088->eq_textcnt) | |
1457 | return; | |
1458 | ||
1459 | /* Find the selected configuration with nearest sample rate */ | |
1460 | fs = cdata->rate; | |
1461 | ||
1462 | sel = cdata->eq_sel; | |
1463 | best = 0; | |
1464 | best_val = INT_MAX; | |
1465 | for (i = 0; i < pdata->eq_cfgcnt; i++) { | |
1466 | if (strcmp(pdata->eq_cfg[i].name, max98088->eq_texts[sel]) == 0 && | |
1467 | abs(pdata->eq_cfg[i].rate - fs) < best_val) { | |
1468 | best = i; | |
1469 | best_val = abs(pdata->eq_cfg[i].rate - fs); | |
1470 | } | |
1471 | } | |
1472 | ||
1473 | dev_dbg(codec->dev, "Selected %s/%dHz for %dHz sample rate\n", | |
1474 | pdata->eq_cfg[best].name, | |
1475 | pdata->eq_cfg[best].rate, fs); | |
1476 | ||
1477 | /* Disable EQ while configuring, and save current on/off state */ | |
1478 | save = snd_soc_read(codec, M98088_REG_49_CFG_LEVEL); | |
1479 | snd_soc_update_bits(codec, M98088_REG_49_CFG_LEVEL, M98088_EQ2EN, 0); | |
1480 | ||
1481 | coef_set = &pdata->eq_cfg[sel]; | |
1482 | ||
1483 | m98088_eq_band(codec, 1, 0, coef_set->band1); | |
1484 | m98088_eq_band(codec, 1, 1, coef_set->band2); | |
1485 | m98088_eq_band(codec, 1, 2, coef_set->band3); | |
1486 | m98088_eq_band(codec, 1, 3, coef_set->band4); | |
1487 | m98088_eq_band(codec, 1, 4, coef_set->band5); | |
1488 | ||
1489 | /* Restore the original on/off state */ | |
1490 | snd_soc_update_bits(codec, M98088_REG_49_CFG_LEVEL, M98088_EQ2EN, | |
1491 | save); | |
1492 | } | |
1493 | ||
1494 | static int max98088_put_eq_enum(struct snd_kcontrol *kcontrol, | |
1495 | struct snd_ctl_elem_value *ucontrol) | |
1496 | { | |
ea53bf77 | 1497 | struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol); |
e86e1244 MB |
1498 | struct max98088_priv *max98088 = snd_soc_codec_get_drvdata(codec); |
1499 | struct max98088_pdata *pdata = max98088->pdata; | |
8754f226 | 1500 | int channel = max98088_get_channel(codec, kcontrol->id.name); |
e86e1244 MB |
1501 | struct max98088_cdata *cdata; |
1502 | int sel = ucontrol->value.integer.value[0]; | |
1503 | ||
8754f226 RM |
1504 | if (channel < 0) |
1505 | return channel; | |
1506 | ||
e86e1244 MB |
1507 | cdata = &max98088->dai[channel]; |
1508 | ||
1509 | if (sel >= pdata->eq_cfgcnt) | |
1510 | return -EINVAL; | |
1511 | ||
1512 | cdata->eq_sel = sel; | |
1513 | ||
1514 | switch (channel) { | |
1515 | case 0: | |
1516 | max98088_setup_eq1(codec); | |
1517 | break; | |
1518 | case 1: | |
1519 | max98088_setup_eq2(codec); | |
1520 | break; | |
1521 | } | |
1522 | ||
1523 | return 0; | |
1524 | } | |
1525 | ||
1526 | static int max98088_get_eq_enum(struct snd_kcontrol *kcontrol, | |
1527 | struct snd_ctl_elem_value *ucontrol) | |
1528 | { | |
ea53bf77 | 1529 | struct snd_soc_codec *codec = snd_soc_kcontrol_codec(kcontrol); |
e86e1244 | 1530 | struct max98088_priv *max98088 = snd_soc_codec_get_drvdata(codec); |
8754f226 | 1531 | int channel = max98088_get_channel(codec, kcontrol->id.name); |
e86e1244 MB |
1532 | struct max98088_cdata *cdata; |
1533 | ||
8754f226 RM |
1534 | if (channel < 0) |
1535 | return channel; | |
1536 | ||
e86e1244 MB |
1537 | cdata = &max98088->dai[channel]; |
1538 | ucontrol->value.enumerated.item[0] = cdata->eq_sel; | |
1539 | return 0; | |
1540 | } | |
1541 | ||
1542 | static void max98088_handle_eq_pdata(struct snd_soc_codec *codec) | |
1543 | { | |
1544 | struct max98088_priv *max98088 = snd_soc_codec_get_drvdata(codec); | |
1545 | struct max98088_pdata *pdata = max98088->pdata; | |
1546 | struct max98088_eq_cfg *cfg; | |
1547 | unsigned int cfgcnt; | |
1548 | int i, j; | |
1549 | const char **t; | |
1550 | int ret; | |
e86e1244 | 1551 | struct snd_kcontrol_new controls[] = { |
8754f226 | 1552 | SOC_ENUM_EXT((char *)eq_mode_name[0], |
e86e1244 MB |
1553 | max98088->eq_enum, |
1554 | max98088_get_eq_enum, | |
1555 | max98088_put_eq_enum), | |
8754f226 | 1556 | SOC_ENUM_EXT((char *)eq_mode_name[1], |
e86e1244 MB |
1557 | max98088->eq_enum, |
1558 | max98088_get_eq_enum, | |
1559 | max98088_put_eq_enum), | |
1560 | }; | |
8754f226 | 1561 | BUILD_BUG_ON(ARRAY_SIZE(controls) != ARRAY_SIZE(eq_mode_name)); |
e86e1244 MB |
1562 | |
1563 | cfg = pdata->eq_cfg; | |
1564 | cfgcnt = pdata->eq_cfgcnt; | |
1565 | ||
1566 | /* Setup an array of texts for the equalizer enum. | |
1567 | * This is based on Mark Brown's equalizer driver code. | |
1568 | */ | |
1569 | max98088->eq_textcnt = 0; | |
1570 | max98088->eq_texts = NULL; | |
1571 | for (i = 0; i < cfgcnt; i++) { | |
1572 | for (j = 0; j < max98088->eq_textcnt; j++) { | |
1573 | if (strcmp(cfg[i].name, max98088->eq_texts[j]) == 0) | |
1574 | break; | |
1575 | } | |
1576 | ||
1577 | if (j != max98088->eq_textcnt) | |
1578 | continue; | |
1579 | ||
1580 | /* Expand the array */ | |
1581 | t = krealloc(max98088->eq_texts, | |
1582 | sizeof(char *) * (max98088->eq_textcnt + 1), | |
1583 | GFP_KERNEL); | |
1584 | if (t == NULL) | |
1585 | continue; | |
1586 | ||
1587 | /* Store the new entry */ | |
1588 | t[max98088->eq_textcnt] = cfg[i].name; | |
1589 | max98088->eq_textcnt++; | |
1590 | max98088->eq_texts = t; | |
1591 | } | |
1592 | ||
1593 | /* Now point the soc_enum to .texts array items */ | |
1594 | max98088->eq_enum.texts = max98088->eq_texts; | |
9a8d38db | 1595 | max98088->eq_enum.items = max98088->eq_textcnt; |
e86e1244 | 1596 | |
022658be | 1597 | ret = snd_soc_add_codec_controls(codec, controls, ARRAY_SIZE(controls)); |
e86e1244 MB |
1598 | if (ret != 0) |
1599 | dev_err(codec->dev, "Failed to add EQ control: %d\n", ret); | |
1600 | } | |
1601 | ||
1602 | static void max98088_handle_pdata(struct snd_soc_codec *codec) | |
1603 | { | |
1604 | struct max98088_priv *max98088 = snd_soc_codec_get_drvdata(codec); | |
1605 | struct max98088_pdata *pdata = max98088->pdata; | |
1606 | u8 regval = 0; | |
1607 | ||
1608 | if (!pdata) { | |
1609 | dev_dbg(codec->dev, "No platform data\n"); | |
1610 | return; | |
1611 | } | |
1612 | ||
1613 | /* Configure mic for analog/digital mic mode */ | |
1614 | if (pdata->digmic_left_mode) | |
1615 | regval |= M98088_DIGMIC_L; | |
1616 | ||
1617 | if (pdata->digmic_right_mode) | |
1618 | regval |= M98088_DIGMIC_R; | |
1619 | ||
1620 | max98088->digmic = (regval ? 1 : 0); | |
1621 | ||
1622 | snd_soc_write(codec, M98088_REG_48_CFG_MIC, regval); | |
1623 | ||
1624 | /* Configure receiver output */ | |
1625 | regval = ((pdata->receiver_mode) ? M98088_REC_LINEMODE : 0); | |
1626 | snd_soc_update_bits(codec, M98088_REG_2A_MIC_REC_CNTL, | |
1627 | M98088_REC_LINEMODE_MASK, regval); | |
1628 | ||
1629 | /* Configure equalizers */ | |
1630 | if (pdata->eq_cfgcnt) | |
1631 | max98088_handle_eq_pdata(codec); | |
1632 | } | |
1633 | ||
e86e1244 MB |
1634 | static int max98088_probe(struct snd_soc_codec *codec) |
1635 | { | |
1636 | struct max98088_priv *max98088 = snd_soc_codec_get_drvdata(codec); | |
1637 | struct max98088_cdata *cdata; | |
1638 | int ret = 0; | |
1639 | ||
4127d5d5 | 1640 | regcache_mark_dirty(max98088->regmap); |
e86e1244 | 1641 | |
b595076a | 1642 | /* initialize private data */ |
e86e1244 MB |
1643 | |
1644 | max98088->sysclk = (unsigned)-1; | |
1645 | max98088->eq_textcnt = 0; | |
1646 | ||
1647 | cdata = &max98088->dai[0]; | |
1648 | cdata->rate = (unsigned)-1; | |
1649 | cdata->fmt = (unsigned)-1; | |
1650 | cdata->eq_sel = 0; | |
1651 | ||
1652 | cdata = &max98088->dai[1]; | |
1653 | cdata->rate = (unsigned)-1; | |
1654 | cdata->fmt = (unsigned)-1; | |
1655 | cdata->eq_sel = 0; | |
1656 | ||
1657 | max98088->ina_state = 0; | |
1658 | max98088->inb_state = 0; | |
1659 | max98088->ex_mode = 0; | |
1660 | max98088->digmic = 0; | |
1661 | max98088->mic1pre = 0; | |
1662 | max98088->mic2pre = 0; | |
1663 | ||
1664 | ret = snd_soc_read(codec, M98088_REG_FF_REV_ID); | |
1665 | if (ret < 0) { | |
1666 | dev_err(codec->dev, "Failed to read device revision: %d\n", | |
1667 | ret); | |
1668 | goto err_access; | |
1669 | } | |
98682063 | 1670 | dev_info(codec->dev, "revision %c\n", ret - 0x40 + 'A'); |
e86e1244 MB |
1671 | |
1672 | snd_soc_write(codec, M98088_REG_51_PWR_SYS, M98088_PWRSV); | |
1673 | ||
e86e1244 MB |
1674 | snd_soc_write(codec, M98088_REG_0F_IRQ_ENABLE, 0x00); |
1675 | ||
1676 | snd_soc_write(codec, M98088_REG_22_MIX_DAC, | |
1677 | M98088_DAI1L_TO_DACL|M98088_DAI2L_TO_DACL| | |
1678 | M98088_DAI1R_TO_DACR|M98088_DAI2R_TO_DACR); | |
1679 | ||
1680 | snd_soc_write(codec, M98088_REG_4E_BIAS_CNTL, 0xF0); | |
1681 | snd_soc_write(codec, M98088_REG_50_DAC_BIAS2, 0x0F); | |
1682 | ||
1683 | snd_soc_write(codec, M98088_REG_16_DAI1_IOCFG, | |
1684 | M98088_S1NORMAL|M98088_SDATA); | |
1685 | ||
1686 | snd_soc_write(codec, M98088_REG_1E_DAI2_IOCFG, | |
1687 | M98088_S2NORMAL|M98088_SDATA); | |
1688 | ||
1689 | max98088_handle_pdata(codec); | |
1690 | ||
e86e1244 MB |
1691 | err_access: |
1692 | return ret; | |
1693 | } | |
1694 | ||
1695 | static int max98088_remove(struct snd_soc_codec *codec) | |
1696 | { | |
bc5954f0 AL |
1697 | struct max98088_priv *max98088 = snd_soc_codec_get_drvdata(codec); |
1698 | ||
bc5954f0 | 1699 | kfree(max98088->eq_texts); |
e86e1244 MB |
1700 | |
1701 | return 0; | |
1702 | } | |
1703 | ||
1704 | static struct snd_soc_codec_driver soc_codec_dev_max98088 = { | |
356d86e2 MB |
1705 | .probe = max98088_probe, |
1706 | .remove = max98088_remove, | |
356d86e2 | 1707 | .set_bias_level = max98088_set_bias_level, |
a613cc40 LPC |
1708 | .suspend_bias_off = true, |
1709 | ||
ad65adf4 MB |
1710 | .controls = max98088_snd_controls, |
1711 | .num_controls = ARRAY_SIZE(max98088_snd_controls), | |
dc6fc49b LG |
1712 | .dapm_widgets = max98088_dapm_widgets, |
1713 | .num_dapm_widgets = ARRAY_SIZE(max98088_dapm_widgets), | |
1714 | .dapm_routes = max98088_audio_map, | |
1715 | .num_dapm_routes = ARRAY_SIZE(max98088_audio_map), | |
e86e1244 MB |
1716 | }; |
1717 | ||
1718 | static int max98088_i2c_probe(struct i2c_client *i2c, | |
4127d5d5 | 1719 | const struct i2c_device_id *id) |
e86e1244 MB |
1720 | { |
1721 | struct max98088_priv *max98088; | |
1722 | int ret; | |
1723 | ||
49ba7673 AL |
1724 | max98088 = devm_kzalloc(&i2c->dev, sizeof(struct max98088_priv), |
1725 | GFP_KERNEL); | |
e86e1244 MB |
1726 | if (max98088 == NULL) |
1727 | return -ENOMEM; | |
1728 | ||
4127d5d5 MB |
1729 | max98088->regmap = devm_regmap_init_i2c(i2c, &max98088_regmap); |
1730 | if (IS_ERR(max98088->regmap)) | |
1731 | return PTR_ERR(max98088->regmap); | |
1732 | ||
fb762a5b JM |
1733 | max98088->devtype = id->driver_data; |
1734 | ||
e86e1244 | 1735 | i2c_set_clientdata(i2c, max98088); |
e86e1244 MB |
1736 | max98088->pdata = i2c->dev.platform_data; |
1737 | ||
1738 | ret = snd_soc_register_codec(&i2c->dev, | |
1739 | &soc_codec_dev_max98088, &max98088_dai[0], 2); | |
e86e1244 MB |
1740 | return ret; |
1741 | } | |
1742 | ||
7a79e94e | 1743 | static int max98088_i2c_remove(struct i2c_client *client) |
e86e1244 MB |
1744 | { |
1745 | snd_soc_unregister_codec(&client->dev); | |
e86e1244 MB |
1746 | return 0; |
1747 | } | |
1748 | ||
1749 | static const struct i2c_device_id max98088_i2c_id[] = { | |
fb762a5b JM |
1750 | { "max98088", MAX98088 }, |
1751 | { "max98089", MAX98089 }, | |
e86e1244 MB |
1752 | { } |
1753 | }; | |
1754 | MODULE_DEVICE_TABLE(i2c, max98088_i2c_id); | |
1755 | ||
1756 | static struct i2c_driver max98088_i2c_driver = { | |
6939565f BP |
1757 | .driver = { |
1758 | .name = "max98088", | |
1759 | .owner = THIS_MODULE, | |
1760 | }, | |
1761 | .probe = max98088_i2c_probe, | |
1762 | .remove = max98088_i2c_remove, | |
1763 | .id_table = max98088_i2c_id, | |
e86e1244 MB |
1764 | }; |
1765 | ||
2342a07f | 1766 | module_i2c_driver(max98088_i2c_driver); |
e86e1244 MB |
1767 | |
1768 | MODULE_DESCRIPTION("ALSA SoC MAX98088 driver"); | |
1769 | MODULE_AUTHOR("Peter Hsiang, Jesse Marroquin"); | |
1770 | MODULE_LICENSE("GPL"); |