]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blame - sound/soc/soc-cache.c
ASoC: Remove reg_def_copy
[mirror_ubuntu-bionic-kernel.git] / sound / soc / soc-cache.c
CommitLineData
17a52fd6
MB
1/*
2 * soc-cache.c -- ASoC register cache helpers
3 *
4 * Copyright 2009 Wolfson Microelectronics PLC.
5 *
6 * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of the GNU General Public License as published by the
10 * Free Software Foundation; either version 2 of the License, or (at your
11 * option) any later version.
12 */
13
7084a42b 14#include <linux/i2c.h>
27ded041 15#include <linux/spi/spi.h>
17a52fd6 16#include <sound/soc.h>
cc28fb8e 17#include <linux/bitmap.h>
a7f387d5 18#include <linux/rbtree.h>
d81a6d71 19#include <linux/export.h>
17a52fd6 20
c358e640
DP
21#include <trace/events/asoc.h>
22
1321e883
DP
23static bool snd_soc_set_cache_val(void *base, unsigned int idx,
24 unsigned int val, unsigned int word_size)
25{
26 switch (word_size) {
27 case 1: {
28 u8 *cache = base;
29 if (cache[idx] == val)
30 return true;
31 cache[idx] = val;
32 break;
33 }
34 case 2: {
35 u16 *cache = base;
36 if (cache[idx] == val)
37 return true;
38 cache[idx] = val;
39 break;
40 }
41 default:
42 BUG();
43 }
44 return false;
45}
46
47static unsigned int snd_soc_get_cache_val(const void *base, unsigned int idx,
48 unsigned int word_size)
49{
fd137e2b
MB
50 if (!base)
51 return -1;
52
1321e883
DP
53 switch (word_size) {
54 case 1: {
55 const u8 *cache = base;
56 return cache[idx];
57 }
58 case 2: {
59 const u16 *cache = base;
60 return cache[idx];
61 }
62 default:
63 BUG();
64 }
65 /* unreachable */
66 return -1;
67}
68
7a30a3db
DP
69static int snd_soc_flat_cache_sync(struct snd_soc_codec *codec)
70{
71 int i;
7a33d4ce 72 int ret;
001ae4c0 73 const struct snd_soc_codec_driver *codec_drv;
7a30a3db
DP
74 unsigned int val;
75
76 codec_drv = codec->driver;
77 for (i = 0; i < codec_drv->reg_cache_size; ++i) {
7a33d4ce
DP
78 ret = snd_soc_cache_read(codec, i, &val);
79 if (ret)
80 return ret;
b012aa61
LPC
81 if (codec_drv->reg_cache_default)
82 if (snd_soc_get_cache_val(codec_drv->reg_cache_default,
1321e883
DP
83 i, codec_drv->reg_word_size) == val)
84 continue;
6c5b756a
LPC
85
86 WARN_ON(!snd_soc_codec_writable_register(codec, i));
87
7a33d4ce
DP
88 ret = snd_soc_write(codec, i, val);
89 if (ret)
90 return ret;
204b62c6 91 dev_dbg(codec->dev, "ASoC: Synced register %#x, value = %#x\n",
7a30a3db
DP
92 i, val);
93 }
94 return 0;
95}
96
97static int snd_soc_flat_cache_write(struct snd_soc_codec *codec,
98 unsigned int reg, unsigned int value)
99{
1321e883
DP
100 snd_soc_set_cache_val(codec->reg_cache, reg, value,
101 codec->driver->reg_word_size);
7a30a3db
DP
102 return 0;
103}
104
105static int snd_soc_flat_cache_read(struct snd_soc_codec *codec,
106 unsigned int reg, unsigned int *value)
107{
1321e883
DP
108 *value = snd_soc_get_cache_val(codec->reg_cache, reg,
109 codec->driver->reg_word_size);
7a30a3db
DP
110 return 0;
111}
112
113static int snd_soc_flat_cache_exit(struct snd_soc_codec *codec)
114{
115 if (!codec->reg_cache)
116 return 0;
117 kfree(codec->reg_cache);
118 codec->reg_cache = NULL;
119 return 0;
120}
121
122static int snd_soc_flat_cache_init(struct snd_soc_codec *codec)
123{
b012aa61
LPC
124 const struct snd_soc_codec_driver *codec_drv = codec->driver;
125
126 if (codec_drv->reg_cache_default)
127 codec->reg_cache = kmemdup(codec_drv->reg_cache_default,
aea170a0 128 codec->reg_size, GFP_KERNEL);
7a30a3db 129 else
aea170a0 130 codec->reg_cache = kzalloc(codec->reg_size, GFP_KERNEL);
7a30a3db
DP
131 if (!codec->reg_cache)
132 return -ENOMEM;
133
134 return 0;
135}
136
137/* an array of all supported compression types */
138static const struct snd_soc_cache_ops cache_types[] = {
be4fcddd 139 /* Flat *must* be the first entry for fallback */
7a30a3db 140 {
df0701bb 141 .id = SND_SOC_FLAT_COMPRESSION,
0d735eaa 142 .name = "flat",
7a30a3db
DP
143 .init = snd_soc_flat_cache_init,
144 .exit = snd_soc_flat_cache_exit,
145 .read = snd_soc_flat_cache_read,
146 .write = snd_soc_flat_cache_write,
147 .sync = snd_soc_flat_cache_sync
cc28fb8e 148 },
7a30a3db
DP
149};
150
151int snd_soc_cache_init(struct snd_soc_codec *codec)
152{
153 int i;
154
155 for (i = 0; i < ARRAY_SIZE(cache_types); ++i)
23bbce34 156 if (cache_types[i].id == codec->compress_type)
7a30a3db 157 break;
be4fcddd
MB
158
159 /* Fall back to flat compression */
7a30a3db 160 if (i == ARRAY_SIZE(cache_types)) {
204b62c6 161 dev_warn(codec->dev, "ASoC: Could not match compress type: %d\n",
be4fcddd
MB
162 codec->compress_type);
163 i = 0;
7a30a3db
DP
164 }
165
166 mutex_init(&codec->cache_rw_mutex);
167 codec->cache_ops = &cache_types[i];
168
0d735eaa
DP
169 if (codec->cache_ops->init) {
170 if (codec->cache_ops->name)
204b62c6 171 dev_dbg(codec->dev, "ASoC: Initializing %s cache for %s codec\n",
0d735eaa 172 codec->cache_ops->name, codec->name);
7a30a3db 173 return codec->cache_ops->init(codec);
0d735eaa 174 }
acd61451 175 return -ENOSYS;
7a30a3db
DP
176}
177
178/*
179 * NOTE: keep in mind that this function might be called
180 * multiple times.
181 */
182int snd_soc_cache_exit(struct snd_soc_codec *codec)
183{
0d735eaa
DP
184 if (codec->cache_ops && codec->cache_ops->exit) {
185 if (codec->cache_ops->name)
204b62c6 186 dev_dbg(codec->dev, "ASoC: Destroying %s cache for %s codec\n",
0d735eaa 187 codec->cache_ops->name, codec->name);
7a30a3db 188 return codec->cache_ops->exit(codec);
0d735eaa 189 }
acd61451 190 return -ENOSYS;
7a30a3db
DP
191}
192
193/**
194 * snd_soc_cache_read: Fetch the value of a given register from the cache.
195 *
196 * @codec: CODEC to configure.
197 * @reg: The register index.
198 * @value: The value to be returned.
199 */
200int snd_soc_cache_read(struct snd_soc_codec *codec,
201 unsigned int reg, unsigned int *value)
202{
203 int ret;
204
205 mutex_lock(&codec->cache_rw_mutex);
206
207 if (value && codec->cache_ops && codec->cache_ops->read) {
208 ret = codec->cache_ops->read(codec, reg, value);
209 mutex_unlock(&codec->cache_rw_mutex);
210 return ret;
211 }
212
213 mutex_unlock(&codec->cache_rw_mutex);
acd61451 214 return -ENOSYS;
7a30a3db
DP
215}
216EXPORT_SYMBOL_GPL(snd_soc_cache_read);
217
218/**
219 * snd_soc_cache_write: Set the value of a given register in the cache.
220 *
221 * @codec: CODEC to configure.
222 * @reg: The register index.
223 * @value: The new register value.
224 */
225int snd_soc_cache_write(struct snd_soc_codec *codec,
226 unsigned int reg, unsigned int value)
227{
228 int ret;
229
230 mutex_lock(&codec->cache_rw_mutex);
231
232 if (codec->cache_ops && codec->cache_ops->write) {
233 ret = codec->cache_ops->write(codec, reg, value);
234 mutex_unlock(&codec->cache_rw_mutex);
235 return ret;
236 }
237
238 mutex_unlock(&codec->cache_rw_mutex);
acd61451 239 return -ENOSYS;
7a30a3db
DP
240}
241EXPORT_SYMBOL_GPL(snd_soc_cache_write);
242
243/**
244 * snd_soc_cache_sync: Sync the register cache with the hardware.
245 *
246 * @codec: CODEC to configure.
247 *
248 * Any registers that should not be synced should be marked as
249 * volatile. In general drivers can choose not to use the provided
250 * syncing functionality if they so require.
251 */
252int snd_soc_cache_sync(struct snd_soc_codec *codec)
253{
254 int ret;
c358e640 255 const char *name;
7a30a3db
DP
256
257 if (!codec->cache_sync) {
258 return 0;
259 }
260
46fdaa3b 261 if (!codec->cache_ops || !codec->cache_ops->sync)
acd61451 262 return -ENOSYS;
46fdaa3b 263
c358e640
DP
264 if (codec->cache_ops->name)
265 name = codec->cache_ops->name;
266 else
267 name = "unknown";
268
46fdaa3b 269 if (codec->cache_ops->name)
204b62c6 270 dev_dbg(codec->dev, "ASoC: Syncing %s cache for %s codec\n",
46fdaa3b
DC
271 codec->cache_ops->name, codec->name);
272 trace_snd_soc_cache_sync(codec, name, "start");
273 ret = codec->cache_ops->sync(codec);
274 if (!ret)
275 codec->cache_sync = 0;
276 trace_snd_soc_cache_sync(codec, name, "end");
277 return ret;
7a30a3db
DP
278}
279EXPORT_SYMBOL_GPL(snd_soc_cache_sync);