]>
Commit | Line | Data |
---|---|---|
223e47cc LB |
1 | //===- Mips64InstrInfo.td - Mips64 Instruction Information -*- tablegen -*-===// |
2 | // | |
3 | // The LLVM Compiler Infrastructure | |
4 | // | |
5 | // This file is distributed under the University of Illinois Open Source | |
6 | // License. See LICENSE.TXT for details. | |
7 | // | |
8 | //===----------------------------------------------------------------------===// | |
9 | // | |
10 | // This file describes Mips64 instructions. | |
11 | // | |
12 | //===----------------------------------------------------------------------===// | |
13 | ||
14 | //===----------------------------------------------------------------------===// | |
15 | // Mips Operand, Complex Patterns and Transformations Definitions. | |
16 | //===----------------------------------------------------------------------===// | |
17 | ||
223e47cc LB |
18 | // Unsigned Operand |
19 | def uimm16_64 : Operand<i64> { | |
20 | let PrintMethod = "printUnsignedImm"; | |
21 | } | |
22 | ||
1a4d82fc JJ |
23 | // Signed Operand |
24 | def simm10_64 : Operand<i64>; | |
25 | ||
26 | def imm64: Operand<i64>; | |
27 | ||
223e47cc LB |
28 | // Transformation Function - get Imm - 32. |
29 | def Subtract32 : SDNodeXForm<imm, [{ | |
30 | return getImm(N, (unsigned)N->getZExtValue() - 32); | |
31 | }]>; | |
32 | ||
33 | // shamt must fit in 6 bits. | |
34 | def immZExt6 : ImmLeaf<i32, [{return Imm == (Imm & 0x3f);}]>; | |
35 | ||
1a4d82fc JJ |
36 | // Node immediate fits as 10-bit sign extended on target immediate. |
37 | // e.g. seqi, snei | |
38 | def immSExt10_64 : PatLeaf<(i64 imm), | |
39 | [{ return isInt<10>(N->getSExtValue()); }]>; | |
40 | ||
41 | def immZExt16_64 : PatLeaf<(i64 imm), | |
42 | [{ return isInt<16>(N->getZExtValue()); }]>; | |
43 | ||
223e47cc LB |
44 | //===----------------------------------------------------------------------===// |
45 | // Instructions specific format | |
46 | //===----------------------------------------------------------------------===// | |
1a4d82fc JJ |
47 | let usesCustomInserter = 1 in { |
48 | def ATOMIC_LOAD_ADD_I64 : Atomic2Ops<atomic_load_add_64, GPR64>; | |
49 | def ATOMIC_LOAD_SUB_I64 : Atomic2Ops<atomic_load_sub_64, GPR64>; | |
50 | def ATOMIC_LOAD_AND_I64 : Atomic2Ops<atomic_load_and_64, GPR64>; | |
51 | def ATOMIC_LOAD_OR_I64 : Atomic2Ops<atomic_load_or_64, GPR64>; | |
52 | def ATOMIC_LOAD_XOR_I64 : Atomic2Ops<atomic_load_xor_64, GPR64>; | |
53 | def ATOMIC_LOAD_NAND_I64 : Atomic2Ops<atomic_load_nand_64, GPR64>; | |
54 | def ATOMIC_SWAP_I64 : Atomic2Ops<atomic_swap_64, GPR64>; | |
55 | def ATOMIC_CMP_SWAP_I64 : AtomicCmpSwap<atomic_cmp_swap_64, GPR64>; | |
223e47cc LB |
56 | } |
57 | ||
1a4d82fc JJ |
58 | /// Pseudo instructions for loading and storing accumulator registers. |
59 | let isPseudo = 1, isCodeGenOnly = 1 in { | |
60 | def LOAD_ACC128 : Load<"", ACC128>; | |
61 | def STORE_ACC128 : Store<"", ACC128>; | |
223e47cc LB |
62 | } |
63 | ||
64 | //===----------------------------------------------------------------------===// | |
65 | // Instruction definition | |
66 | //===----------------------------------------------------------------------===// | |
67 | let DecoderNamespace = "Mips64" in { | |
68 | /// Arithmetic Instructions (ALU Immediate) | |
1a4d82fc JJ |
69 | def DADDi : ArithLogicI<"daddi", simm16_64, GPR64Opnd>, ADDI_FM<0x18>, |
70 | ISA_MIPS3_NOT_32R6_64R6; | |
71 | def DADDiu : ArithLogicI<"daddiu", simm16_64, GPR64Opnd, II_DADDIU, | |
72 | immSExt16, add>, | |
73 | ADDI_FM<0x19>, IsAsCheapAsAMove, ISA_MIPS3; | |
74 | ||
75 | let isCodeGenOnly = 1 in { | |
76 | def SLTi64 : SetCC_I<"slti", setlt, simm16_64, immSExt16, GPR64Opnd>, | |
970d7e83 | 77 | SLTI_FM<0xa>; |
1a4d82fc | 78 | def SLTiu64 : SetCC_I<"sltiu", setult, simm16_64, immSExt16, GPR64Opnd>, |
970d7e83 | 79 | SLTI_FM<0xb>; |
1a4d82fc JJ |
80 | def ANDi64 : ArithLogicI<"andi", uimm16_64, GPR64Opnd, II_AND, immZExt16, and>, |
81 | ADDI_FM<0xc>; | |
82 | def ORi64 : ArithLogicI<"ori", uimm16_64, GPR64Opnd, II_OR, immZExt16, or>, | |
970d7e83 | 83 | ADDI_FM<0xd>; |
1a4d82fc | 84 | def XORi64 : ArithLogicI<"xori", uimm16_64, GPR64Opnd, II_XOR, immZExt16, xor>, |
970d7e83 | 85 | ADDI_FM<0xe>; |
1a4d82fc JJ |
86 | def LUi64 : LoadUpper<"lui", GPR64Opnd, uimm16_64>, LUI_FM; |
87 | } | |
223e47cc LB |
88 | |
89 | /// Arithmetic Instructions (3-Operand, R-Type) | |
1a4d82fc JJ |
90 | def DADD : ArithLogicR<"dadd", GPR64Opnd, 1, II_DADD>, ADD_FM<0, 0x2c>, |
91 | ISA_MIPS3; | |
92 | def DADDu : ArithLogicR<"daddu", GPR64Opnd, 1, II_DADDU, add>, ADD_FM<0, 0x2d>, | |
93 | ISA_MIPS3; | |
94 | def DSUBu : ArithLogicR<"dsubu", GPR64Opnd, 0, II_DSUBU, sub>, ADD_FM<0, 0x2f>, | |
95 | ISA_MIPS3; | |
96 | def DSUB : ArithLogicR<"dsub", GPR64Opnd, 0, II_DSUB>, ADD_FM<0, 0x2e>, | |
97 | ISA_MIPS3; | |
98 | ||
99 | let isCodeGenOnly = 1 in { | |
100 | def SLT64 : SetCC_R<"slt", setlt, GPR64Opnd>, ADD_FM<0, 0x2a>; | |
101 | def SLTu64 : SetCC_R<"sltu", setult, GPR64Opnd>, ADD_FM<0, 0x2b>; | |
102 | def AND64 : ArithLogicR<"and", GPR64Opnd, 1, II_AND, and>, ADD_FM<0, 0x24>; | |
103 | def OR64 : ArithLogicR<"or", GPR64Opnd, 1, II_OR, or>, ADD_FM<0, 0x25>; | |
104 | def XOR64 : ArithLogicR<"xor", GPR64Opnd, 1, II_XOR, xor>, ADD_FM<0, 0x26>; | |
105 | def NOR64 : LogicNOR<"nor", GPR64Opnd>, ADD_FM<0, 0x27>; | |
106 | } | |
223e47cc LB |
107 | |
108 | /// Shift Instructions | |
1a4d82fc JJ |
109 | def DSLL : shift_rotate_imm<"dsll", uimm6, GPR64Opnd, II_DSLL, shl, immZExt6>, |
110 | SRA_FM<0x38, 0>, ISA_MIPS3; | |
111 | def DSRL : shift_rotate_imm<"dsrl", uimm6, GPR64Opnd, II_DSRL, srl, immZExt6>, | |
112 | SRA_FM<0x3a, 0>, ISA_MIPS3; | |
113 | def DSRA : shift_rotate_imm<"dsra", uimm6, GPR64Opnd, II_DSRA, sra, immZExt6>, | |
114 | SRA_FM<0x3b, 0>, ISA_MIPS3; | |
115 | def DSLLV : shift_rotate_reg<"dsllv", GPR64Opnd, II_DSLLV, shl>, | |
116 | SRLV_FM<0x14, 0>, ISA_MIPS3; | |
117 | def DSRLV : shift_rotate_reg<"dsrlv", GPR64Opnd, II_DSRLV, srl>, | |
118 | SRLV_FM<0x16, 0>, ISA_MIPS3; | |
119 | def DSRAV : shift_rotate_reg<"dsrav", GPR64Opnd, II_DSRAV, sra>, | |
120 | SRLV_FM<0x17, 0>, ISA_MIPS3; | |
121 | def DSLL32 : shift_rotate_imm<"dsll32", uimm5, GPR64Opnd, II_DSLL32>, | |
122 | SRA_FM<0x3c, 0>, ISA_MIPS3; | |
123 | def DSRL32 : shift_rotate_imm<"dsrl32", uimm5, GPR64Opnd, II_DSRL32>, | |
124 | SRA_FM<0x3e, 0>, ISA_MIPS3; | |
125 | def DSRA32 : shift_rotate_imm<"dsra32", uimm5, GPR64Opnd, II_DSRA32>, | |
126 | SRA_FM<0x3f, 0>, ISA_MIPS3; | |
127 | ||
223e47cc | 128 | // Rotate Instructions |
1a4d82fc JJ |
129 | def DROTR : shift_rotate_imm<"drotr", uimm6, GPR64Opnd, II_DROTR, rotr, |
130 | immZExt6>, | |
131 | SRA_FM<0x3a, 1>, ISA_MIPS64R2; | |
132 | def DROTRV : shift_rotate_reg<"drotrv", GPR64Opnd, II_DROTRV, rotr>, | |
133 | SRLV_FM<0x16, 1>, ISA_MIPS64R2; | |
134 | def DROTR32 : shift_rotate_imm<"drotr32", uimm5, GPR64Opnd, II_DROTR32>, | |
135 | SRA_FM<0x3e, 1>, ISA_MIPS64R2; | |
223e47cc | 136 | |
223e47cc LB |
137 | /// Load and Store Instructions |
138 | /// aligned | |
1a4d82fc JJ |
139 | let isCodeGenOnly = 1 in { |
140 | def LB64 : Load<"lb", GPR64Opnd, sextloadi8, II_LB>, LW_FM<0x20>; | |
141 | def LBu64 : Load<"lbu", GPR64Opnd, zextloadi8, II_LBU>, LW_FM<0x24>; | |
142 | def LH64 : Load<"lh", GPR64Opnd, sextloadi16, II_LH>, LW_FM<0x21>; | |
143 | def LHu64 : Load<"lhu", GPR64Opnd, zextloadi16, II_LHU>, LW_FM<0x25>; | |
144 | def LW64 : Load<"lw", GPR64Opnd, sextloadi32, II_LW>, LW_FM<0x23>; | |
145 | def SB64 : Store<"sb", GPR64Opnd, truncstorei8, II_SB>, LW_FM<0x28>; | |
146 | def SH64 : Store<"sh", GPR64Opnd, truncstorei16, II_SH>, LW_FM<0x29>; | |
147 | def SW64 : Store<"sw", GPR64Opnd, truncstorei32, II_SW>, LW_FM<0x2b>; | |
148 | } | |
149 | ||
150 | def LWu : Load<"lwu", GPR64Opnd, zextloadi32, II_LWU>, LW_FM<0x27>, ISA_MIPS3; | |
151 | def LD : Load<"ld", GPR64Opnd, load, II_LD>, LW_FM<0x37>, ISA_MIPS3; | |
152 | def SD : Store<"sd", GPR64Opnd, store, II_SD>, LW_FM<0x3f>, ISA_MIPS3; | |
223e47cc LB |
153 | |
154 | /// load/store left/right | |
1a4d82fc JJ |
155 | let isCodeGenOnly = 1 in { |
156 | def LWL64 : LoadLeftRight<"lwl", MipsLWL, GPR64Opnd, II_LWL>, LW_FM<0x22>; | |
157 | def LWR64 : LoadLeftRight<"lwr", MipsLWR, GPR64Opnd, II_LWR>, LW_FM<0x26>; | |
158 | def SWL64 : StoreLeftRight<"swl", MipsSWL, GPR64Opnd, II_SWL>, LW_FM<0x2a>; | |
159 | def SWR64 : StoreLeftRight<"swr", MipsSWR, GPR64Opnd, II_SWR>, LW_FM<0x2e>; | |
160 | } | |
970d7e83 | 161 | |
1a4d82fc JJ |
162 | def LDL : LoadLeftRight<"ldl", MipsLDL, GPR64Opnd, II_LDL>, LW_FM<0x1a>, |
163 | ISA_MIPS3_NOT_32R6_64R6; | |
164 | def LDR : LoadLeftRight<"ldr", MipsLDR, GPR64Opnd, II_LDR>, LW_FM<0x1b>, | |
165 | ISA_MIPS3_NOT_32R6_64R6; | |
166 | def SDL : StoreLeftRight<"sdl", MipsSDL, GPR64Opnd, II_SDL>, LW_FM<0x2c>, | |
167 | ISA_MIPS3_NOT_32R6_64R6; | |
168 | def SDR : StoreLeftRight<"sdr", MipsSDR, GPR64Opnd, II_SDR>, LW_FM<0x2d>, | |
169 | ISA_MIPS3_NOT_32R6_64R6; | |
223e47cc LB |
170 | |
171 | /// Load-linked, Store-conditional | |
1a4d82fc JJ |
172 | def LLD : LLBase<"lld", GPR64Opnd>, LW_FM<0x34>, ISA_MIPS3_NOT_32R6_64R6; |
173 | def SCD : SCBase<"scd", GPR64Opnd>, LW_FM<0x3c>, ISA_MIPS3_NOT_32R6_64R6; | |
223e47cc LB |
174 | |
175 | /// Jump and Branch Instructions | |
1a4d82fc JJ |
176 | let isCodeGenOnly = 1 in { |
177 | def JR64 : IndirectBranch<"jr", GPR64Opnd>, MTLO_FM<8>; | |
178 | def BEQ64 : CBranch<"beq", brtarget, seteq, GPR64Opnd>, BEQ_FM<4>; | |
179 | def BNE64 : CBranch<"bne", brtarget, setne, GPR64Opnd>, BEQ_FM<5>; | |
180 | def BGEZ64 : CBranchZero<"bgez", brtarget, setge, GPR64Opnd>, BGEZ_FM<1, 1>; | |
181 | def BGTZ64 : CBranchZero<"bgtz", brtarget, setgt, GPR64Opnd>, BGEZ_FM<7, 0>; | |
182 | def BLEZ64 : CBranchZero<"blez", brtarget, setle, GPR64Opnd>, BGEZ_FM<6, 0>; | |
183 | def BLTZ64 : CBranchZero<"bltz", brtarget, setlt, GPR64Opnd>, BGEZ_FM<1, 0>; | |
184 | def JALR64 : JumpLinkReg<"jalr", GPR64Opnd>, JALR_FM; | |
185 | def JALR64Pseudo : JumpLinkRegPseudo<GPR64Opnd, JALR, RA, GPR32Opnd>; | |
186 | def TAILCALL64_R : TailCallReg<GPR64Opnd, JR, GPR32Opnd>; | |
223e47cc | 187 | } |
223e47cc | 188 | |
1a4d82fc JJ |
189 | def PseudoReturn64 : PseudoReturnBase<GPR64Opnd>; |
190 | def PseudoIndirectBranch64 : PseudoIndirectBranchBase<GPR64Opnd>; | |
191 | ||
223e47cc | 192 | /// Multiply and Divide Instructions. |
1a4d82fc JJ |
193 | def DMULT : Mult<"dmult", II_DMULT, GPR64Opnd, [HI0_64, LO0_64]>, |
194 | MULT_FM<0, 0x1c>, ISA_MIPS3_NOT_32R6_64R6; | |
195 | def DMULTu : Mult<"dmultu", II_DMULTU, GPR64Opnd, [HI0_64, LO0_64]>, | |
196 | MULT_FM<0, 0x1d>, ISA_MIPS3_NOT_32R6_64R6; | |
197 | def PseudoDMULT : MultDivPseudo<DMULT, ACC128, GPR64Opnd, MipsMult, | |
198 | II_DMULT>, ISA_MIPS3_NOT_32R6_64R6; | |
199 | def PseudoDMULTu : MultDivPseudo<DMULTu, ACC128, GPR64Opnd, MipsMultu, | |
200 | II_DMULTU>, ISA_MIPS3_NOT_32R6_64R6; | |
201 | def DSDIV : Div<"ddiv", II_DDIV, GPR64Opnd, [HI0_64, LO0_64]>, | |
202 | MULT_FM<0, 0x1e>, ISA_MIPS3_NOT_32R6_64R6; | |
203 | def DUDIV : Div<"ddivu", II_DDIVU, GPR64Opnd, [HI0_64, LO0_64]>, | |
204 | MULT_FM<0, 0x1f>, ISA_MIPS3_NOT_32R6_64R6; | |
205 | def PseudoDSDIV : MultDivPseudo<DSDIV, ACC128, GPR64Opnd, MipsDivRem, | |
206 | II_DDIV, 0, 1, 1>, ISA_MIPS3_NOT_32R6_64R6; | |
207 | def PseudoDUDIV : MultDivPseudo<DUDIV, ACC128, GPR64Opnd, MipsDivRemU, | |
208 | II_DDIVU, 0, 1, 1>, ISA_MIPS3_NOT_32R6_64R6; | |
209 | ||
210 | let isCodeGenOnly = 1 in { | |
211 | def MTHI64 : MoveToLOHI<"mthi", GPR64Opnd, [HI0_64]>, MTLO_FM<0x11>, | |
212 | ISA_MIPS3_NOT_32R6_64R6; | |
213 | def MTLO64 : MoveToLOHI<"mtlo", GPR64Opnd, [LO0_64]>, MTLO_FM<0x13>, | |
214 | ISA_MIPS3_NOT_32R6_64R6; | |
215 | def MFHI64 : MoveFromLOHI<"mfhi", GPR64Opnd, AC0_64>, MFLO_FM<0x10>, | |
216 | ISA_MIPS3_NOT_32R6_64R6; | |
217 | def MFLO64 : MoveFromLOHI<"mflo", GPR64Opnd, AC0_64>, MFLO_FM<0x12>, | |
218 | ISA_MIPS3_NOT_32R6_64R6; | |
219 | def PseudoMFHI64 : PseudoMFLOHI<GPR64, ACC128, MipsMFHI>, | |
220 | ISA_MIPS3_NOT_32R6_64R6; | |
221 | def PseudoMFLO64 : PseudoMFLOHI<GPR64, ACC128, MipsMFLO>, | |
222 | ISA_MIPS3_NOT_32R6_64R6; | |
223 | def PseudoMTLOHI64 : PseudoMTLOHI<ACC128, GPR64>, ISA_MIPS3_NOT_32R6_64R6; | |
223e47cc LB |
224 | |
225 | /// Sign Ext In Register Instructions. | |
1a4d82fc JJ |
226 | def SEB64 : SignExtInReg<"seb", i8, GPR64Opnd, II_SEB>, SEB_FM<0x10, 0x20>, |
227 | ISA_MIPS32R2; | |
228 | def SEH64 : SignExtInReg<"seh", i16, GPR64Opnd, II_SEH>, SEB_FM<0x18, 0x20>, | |
229 | ISA_MIPS32R2; | |
230 | } | |
223e47cc LB |
231 | |
232 | /// Count Leading | |
1a4d82fc JJ |
233 | def DCLZ : CountLeading0<"dclz", GPR64Opnd>, CLO_FM<0x24>, ISA_MIPS64_NOT_64R6; |
234 | def DCLO : CountLeading1<"dclo", GPR64Opnd>, CLO_FM<0x25>, ISA_MIPS64_NOT_64R6; | |
223e47cc LB |
235 | |
236 | /// Double Word Swap Bytes/HalfWords | |
1a4d82fc JJ |
237 | def DSBH : SubwordSwap<"dsbh", GPR64Opnd>, SEB_FM<2, 0x24>, ISA_MIPS64R2; |
238 | def DSHD : SubwordSwap<"dshd", GPR64Opnd>, SEB_FM<5, 0x24>, ISA_MIPS64R2; | |
970d7e83 | 239 | |
1a4d82fc | 240 | def LEA_ADDiu64 : EffectiveAddress<"daddiu", GPR64Opnd>, LW_FM<0x19>; |
223e47cc | 241 | |
1a4d82fc JJ |
242 | let isCodeGenOnly = 1 in |
243 | def RDHWR64 : ReadHardware<GPR64Opnd, HWRegsOpnd>, RDHWR_FM; | |
244 | ||
245 | def DEXT : ExtBase<"dext", GPR64Opnd, uimm6, MipsExt>, EXT_FM<3>; | |
246 | def DEXTU : ExtBase<"dextu", GPR64Opnd, uimm6>, EXT_FM<2>; | |
247 | def DEXTM : ExtBase<"dextm", GPR64Opnd, uimm5>, EXT_FM<1>; | |
248 | ||
249 | def DINS : InsBase<"dins", GPR64Opnd, uimm6, MipsIns>, EXT_FM<7>; | |
250 | def DINSU : InsBase<"dinsu", GPR64Opnd, uimm6>, EXT_FM<6>; | |
251 | def DINSM : InsBase<"dinsm", GPR64Opnd, uimm5>, EXT_FM<5>; | |
252 | ||
253 | let isCodeGenOnly = 1, rs = 0, shamt = 0 in { | |
254 | def DSLL64_32 : FR<0x00, 0x3c, (outs GPR64:$rd), (ins GPR32:$rt), | |
255 | "dsll\t$rd, $rt, 32", [], II_DSLL>; | |
256 | def SLL64_32 : FR<0x0, 0x00, (outs GPR64:$rd), (ins GPR32:$rt), | |
257 | "sll\t$rd, $rt, 0", [], II_SLL>; | |
258 | def SLL64_64 : FR<0x0, 0x00, (outs GPR64:$rd), (ins GPR64:$rt), | |
259 | "sll\t$rd, $rt, 0", [], II_SLL>; | |
223e47cc | 260 | } |
223e47cc | 261 | |
1a4d82fc JJ |
262 | // We need the following pseudo instruction to avoid offset calculation for |
263 | // long branches. See the comment in file MipsLongBranch.cpp for detailed | |
264 | // explanation. | |
265 | ||
266 | // Expands to: daddiu $dst, $src, %PART($tgt - $baltgt) | |
267 | // where %PART may be %hi or %lo, depending on the relocation kind | |
268 | // that $tgt is annotated with. | |
269 | def LONG_BRANCH_DADDiu : PseudoSE<(outs GPR64Opnd:$dst), | |
270 | (ins GPR64Opnd:$src, brtarget:$tgt, brtarget:$baltgt), []>; | |
271 | ||
272 | // Cavium Octeon cmMIPS instructions | |
273 | let EncodingPredicates = []<Predicate>, // FIXME: The lack of HasStdEnc is probably a bug | |
274 | AdditionalPredicates = [HasCnMips] in { | |
275 | ||
276 | class Count1s<string opstr, RegisterOperand RO>: | |
277 | InstSE<(outs RO:$rd), (ins RO:$rs), !strconcat(opstr, "\t$rd, $rs"), | |
278 | [(set RO:$rd, (ctpop RO:$rs))], II_POP, FrmR, opstr> { | |
279 | let TwoOperandAliasConstraint = "$rd = $rs"; | |
280 | } | |
281 | ||
282 | class ExtsCins<string opstr, SDPatternOperator Op = null_frag>: | |
283 | InstSE<(outs GPR64Opnd:$rt), (ins GPR64Opnd:$rs, uimm5:$pos, uimm5:$lenm1), | |
284 | !strconcat(opstr, " $rt, $rs, $pos, $lenm1"), | |
285 | [(set GPR64Opnd:$rt, (Op GPR64Opnd:$rs, imm:$pos, imm:$lenm1))], | |
286 | NoItinerary, FrmR, opstr> { | |
287 | let TwoOperandAliasConstraint = "$rt = $rs"; | |
223e47cc | 288 | } |
1a4d82fc JJ |
289 | |
290 | class SetCC64_R<string opstr, PatFrag cond_op> : | |
291 | InstSE<(outs GPR64Opnd:$rd), (ins GPR64Opnd:$rs, GPR64Opnd:$rt), | |
292 | !strconcat(opstr, "\t$rd, $rs, $rt"), | |
85aaf69f SL |
293 | [(set GPR64Opnd:$rd, (zext (cond_op GPR64Opnd:$rs, |
294 | GPR64Opnd:$rt)))], | |
1a4d82fc JJ |
295 | II_SEQ_SNE, FrmR, opstr> { |
296 | let TwoOperandAliasConstraint = "$rd = $rs"; | |
223e47cc LB |
297 | } |
298 | ||
1a4d82fc JJ |
299 | class SetCC64_I<string opstr, PatFrag cond_op>: |
300 | InstSE<(outs GPR64Opnd:$rt), (ins GPR64Opnd:$rs, simm10_64:$imm10), | |
301 | !strconcat(opstr, "\t$rt, $rs, $imm10"), | |
85aaf69f SL |
302 | [(set GPR64Opnd:$rt, (zext (cond_op GPR64Opnd:$rs, |
303 | immSExt10_64:$imm10)))], | |
1a4d82fc JJ |
304 | II_SEQI_SNEI, FrmI, opstr> { |
305 | let TwoOperandAliasConstraint = "$rt = $rs"; | |
223e47cc | 306 | } |
1a4d82fc JJ |
307 | |
308 | // Unsigned Byte Add | |
309 | let Pattern = [(set GPR64Opnd:$rd, | |
310 | (and (add GPR64Opnd:$rs, GPR64Opnd:$rt), 255))] in | |
311 | def BADDu : ArithLogicR<"baddu", GPR64Opnd, 1, II_BADDU>, | |
312 | ADD_FM<0x1c, 0x28>; | |
313 | ||
314 | // Multiply Doubleword to GPR | |
315 | let Defs = [HI0, LO0, P0, P1, P2] in | |
316 | def DMUL : ArithLogicR<"dmul", GPR64Opnd, 1, II_DMUL, mul>, | |
317 | ADD_FM<0x1c, 0x03>; | |
318 | ||
319 | // Extract a signed bit field /+32 | |
320 | def EXTS : ExtsCins<"exts">, EXTS_FM<0x3a>; | |
321 | def EXTS32: ExtsCins<"exts32">, EXTS_FM<0x3b>; | |
322 | ||
323 | // Clear and insert a bit field /+32 | |
324 | def CINS : ExtsCins<"cins">, EXTS_FM<0x32>; | |
325 | def CINS32: ExtsCins<"cins32">, EXTS_FM<0x33>; | |
326 | ||
327 | // Move to multiplier/product register | |
328 | def MTM0 : MoveToLOHI<"mtm0", GPR64Opnd, [MPL0, P0, P1, P2]>, MTMR_FM<0x08>; | |
329 | def MTM1 : MoveToLOHI<"mtm1", GPR64Opnd, [MPL1, P0, P1, P2]>, MTMR_FM<0x0c>; | |
330 | def MTM2 : MoveToLOHI<"mtm2", GPR64Opnd, [MPL2, P0, P1, P2]>, MTMR_FM<0x0d>; | |
331 | def MTP0 : MoveToLOHI<"mtp0", GPR64Opnd, [P0]>, MTMR_FM<0x09>; | |
332 | def MTP1 : MoveToLOHI<"mtp1", GPR64Opnd, [P1]>, MTMR_FM<0x0a>; | |
333 | def MTP2 : MoveToLOHI<"mtp2", GPR64Opnd, [P2]>, MTMR_FM<0x0b>; | |
334 | ||
335 | // Count Ones in a Word/Doubleword | |
336 | def POP : Count1s<"pop", GPR32Opnd>, POP_FM<0x2c>; | |
337 | def DPOP : Count1s<"dpop", GPR64Opnd>, POP_FM<0x2d>; | |
338 | ||
339 | // Set on equal/not equal | |
340 | def SEQ : SetCC64_R<"seq", seteq>, SEQ_FM<0x2a>; | |
341 | def SEQi : SetCC64_I<"seqi", seteq>, SEQI_FM<0x2e>; | |
342 | def SNE : SetCC64_R<"sne", setne>, SEQ_FM<0x2b>; | |
343 | def SNEi : SetCC64_I<"snei", setne>, SEQI_FM<0x2f>; | |
344 | ||
345 | // 192-bit x 64-bit Unsigned Multiply and Add | |
346 | let Defs = [P0, P1, P2] in | |
347 | def V3MULU: ArithLogicR<"v3mulu", GPR64Opnd, 0, II_DMUL>, | |
348 | ADD_FM<0x1c, 0x11>; | |
349 | ||
350 | // 64-bit Unsigned Multiply and Add Move | |
351 | let Defs = [MPL0, P0, P1, P2] in | |
352 | def VMM0 : ArithLogicR<"vmm0", GPR64Opnd, 0, II_DMUL>, | |
353 | ADD_FM<0x1c, 0x10>; | |
354 | ||
355 | // 64-bit Unsigned Multiply and Add | |
356 | let Defs = [MPL1, MPL2, P0, P1, P2] in | |
357 | def VMULU : ArithLogicR<"vmulu", GPR64Opnd, 0, II_DMUL>, | |
358 | ADD_FM<0x1c, 0x0f>; | |
359 | ||
360 | } | |
361 | ||
223e47cc | 362 | } |
1a4d82fc | 363 | |
223e47cc LB |
364 | //===----------------------------------------------------------------------===// |
365 | // Arbitrary patterns that map to one or more instructions | |
366 | //===----------------------------------------------------------------------===// | |
367 | ||
368 | // extended loads | |
1a4d82fc JJ |
369 | def : MipsPat<(i64 (extloadi1 addr:$src)), (LB64 addr:$src)>; |
370 | def : MipsPat<(i64 (extloadi8 addr:$src)), (LB64 addr:$src)>; | |
371 | def : MipsPat<(i64 (extloadi16 addr:$src)), (LH64 addr:$src)>; | |
372 | def : MipsPat<(i64 (extloadi32 addr:$src)), (LW64 addr:$src)>; | |
223e47cc LB |
373 | |
374 | // hi/lo relocs | |
375 | def : MipsPat<(MipsHi tglobaladdr:$in), (LUi64 tglobaladdr:$in)>; | |
376 | def : MipsPat<(MipsHi tblockaddress:$in), (LUi64 tblockaddress:$in)>; | |
377 | def : MipsPat<(MipsHi tjumptable:$in), (LUi64 tjumptable:$in)>; | |
378 | def : MipsPat<(MipsHi tconstpool:$in), (LUi64 tconstpool:$in)>; | |
379 | def : MipsPat<(MipsHi tglobaltlsaddr:$in), (LUi64 tglobaltlsaddr:$in)>; | |
970d7e83 | 380 | def : MipsPat<(MipsHi texternalsym:$in), (LUi64 texternalsym:$in)>; |
223e47cc LB |
381 | |
382 | def : MipsPat<(MipsLo tglobaladdr:$in), (DADDiu ZERO_64, tglobaladdr:$in)>; | |
383 | def : MipsPat<(MipsLo tblockaddress:$in), (DADDiu ZERO_64, tblockaddress:$in)>; | |
384 | def : MipsPat<(MipsLo tjumptable:$in), (DADDiu ZERO_64, tjumptable:$in)>; | |
385 | def : MipsPat<(MipsLo tconstpool:$in), (DADDiu ZERO_64, tconstpool:$in)>; | |
386 | def : MipsPat<(MipsLo tglobaltlsaddr:$in), | |
387 | (DADDiu ZERO_64, tglobaltlsaddr:$in)>; | |
970d7e83 | 388 | def : MipsPat<(MipsLo texternalsym:$in), (DADDiu ZERO_64, texternalsym:$in)>; |
223e47cc | 389 | |
1a4d82fc JJ |
390 | def : MipsPat<(add GPR64:$hi, (MipsLo tglobaladdr:$lo)), |
391 | (DADDiu GPR64:$hi, tglobaladdr:$lo)>; | |
392 | def : MipsPat<(add GPR64:$hi, (MipsLo tblockaddress:$lo)), | |
393 | (DADDiu GPR64:$hi, tblockaddress:$lo)>; | |
394 | def : MipsPat<(add GPR64:$hi, (MipsLo tjumptable:$lo)), | |
395 | (DADDiu GPR64:$hi, tjumptable:$lo)>; | |
396 | def : MipsPat<(add GPR64:$hi, (MipsLo tconstpool:$lo)), | |
397 | (DADDiu GPR64:$hi, tconstpool:$lo)>; | |
398 | def : MipsPat<(add GPR64:$hi, (MipsLo tglobaltlsaddr:$lo)), | |
399 | (DADDiu GPR64:$hi, tglobaltlsaddr:$lo)>; | |
400 | ||
401 | def : WrapperPat<tglobaladdr, DADDiu, GPR64>; | |
402 | def : WrapperPat<tconstpool, DADDiu, GPR64>; | |
403 | def : WrapperPat<texternalsym, DADDiu, GPR64>; | |
404 | def : WrapperPat<tblockaddress, DADDiu, GPR64>; | |
405 | def : WrapperPat<tjumptable, DADDiu, GPR64>; | |
406 | def : WrapperPat<tglobaltlsaddr, DADDiu, GPR64>; | |
407 | ||
408 | defm : BrcondPats<GPR64, BEQ64, BNE64, SLT64, SLTu64, SLTi64, SLTiu64, | |
223e47cc LB |
409 | ZERO_64>; |
410 | ||
1a4d82fc JJ |
411 | def : MipsPat<(brcond (i32 (setlt i64:$lhs, 1)), bb:$dst), |
412 | (BLEZ64 i64:$lhs, bb:$dst)>; | |
413 | def : MipsPat<(brcond (i32 (setgt i64:$lhs, -1)), bb:$dst), | |
414 | (BGEZ64 i64:$lhs, bb:$dst)>; | |
415 | ||
223e47cc | 416 | // setcc patterns |
1a4d82fc JJ |
417 | defm : SeteqPats<GPR64, SLTiu64, XOR64, SLTu64, ZERO_64>; |
418 | defm : SetlePats<GPR64, SLT64, SLTu64>; | |
419 | defm : SetgtPats<GPR64, SLT64, SLTu64>; | |
420 | defm : SetgePats<GPR64, SLT64, SLTu64>; | |
421 | defm : SetgeImmPats<GPR64, SLTi64, SLTiu64>; | |
223e47cc | 422 | |
223e47cc | 423 | // truncate |
85aaf69f SL |
424 | def : MipsPat<(trunc (assertsext GPR64:$src)), |
425 | (EXTRACT_SUBREG GPR64:$src, sub_32)>; | |
426 | def : MipsPat<(trunc (assertzext GPR64:$src)), | |
427 | (EXTRACT_SUBREG GPR64:$src, sub_32)>; | |
1a4d82fc JJ |
428 | def : MipsPat<(i32 (trunc GPR64:$src)), |
429 | (SLL (EXTRACT_SUBREG GPR64:$src, sub_32), 0)>; | |
223e47cc LB |
430 | |
431 | // 32-to-64-bit extension | |
1a4d82fc JJ |
432 | def : MipsPat<(i64 (anyext GPR32:$src)), (SLL64_32 GPR32:$src)>; |
433 | def : MipsPat<(i64 (zext GPR32:$src)), (DSRL (DSLL64_32 GPR32:$src), 32)>; | |
434 | def : MipsPat<(i64 (sext GPR32:$src)), (SLL64_32 GPR32:$src)>; | |
223e47cc LB |
435 | |
436 | // Sign extend in register | |
1a4d82fc JJ |
437 | def : MipsPat<(i64 (sext_inreg GPR64:$src, i32)), |
438 | (SLL64_64 GPR64:$src)>; | |
223e47cc LB |
439 | |
440 | // bswap MipsPattern | |
1a4d82fc | 441 | def : MipsPat<(bswap GPR64:$rt), (DSHD (DSBH GPR64:$rt))>; |
970d7e83 LB |
442 | |
443 | //===----------------------------------------------------------------------===// | |
444 | // Instruction aliases | |
445 | //===----------------------------------------------------------------------===// | |
1a4d82fc JJ |
446 | def : MipsInstAlias<"move $dst, $src", |
447 | (DADDu GPR64Opnd:$dst, GPR64Opnd:$src, ZERO_64), 1>, | |
448 | GPR_64; | |
449 | def : MipsInstAlias<"daddu $rs, $rt, $imm", | |
450 | (DADDiu GPR64Opnd:$rs, GPR64Opnd:$rt, simm16_64:$imm), | |
451 | 0>, ISA_MIPS3; | |
452 | def : MipsInstAlias<"dadd $rs, $rt, $imm", | |
453 | (DADDi GPR64Opnd:$rs, GPR64Opnd:$rt, simm16_64:$imm), | |
454 | 0>, ISA_MIPS3_NOT_32R6_64R6; | |
455 | def : MipsInstAlias<"daddu $rs, $imm", | |
456 | (DADDiu GPR64Opnd:$rs, GPR64Opnd:$rs, simm16_64:$imm), | |
457 | 0>, ISA_MIPS3; | |
458 | def : MipsInstAlias<"dadd $rs, $imm", | |
459 | (DADDi GPR64Opnd:$rs, GPR64Opnd:$rs, simm16_64:$imm), | |
460 | 0>, ISA_MIPS3_NOT_32R6_64R6; | |
461 | def : MipsInstAlias<"dsll $rd, $rt, $rs", | |
462 | (DSLLV GPR64Opnd:$rd, GPR64Opnd:$rt, GPR32Opnd:$rs), 0>, | |
463 | ISA_MIPS3; | |
464 | def : MipsInstAlias<"dsubu $rt, $rs, $imm", | |
465 | (DADDiu GPR64Opnd:$rt, GPR64Opnd:$rs, | |
466 | InvertedImOperand64:$imm), 0>, ISA_MIPS3; | |
467 | def : MipsInstAlias<"dsubi $rs, $rt, $imm", | |
468 | (DADDi GPR64Opnd:$rs, GPR64Opnd:$rt, | |
469 | InvertedImOperand64:$imm), | |
470 | 0>, ISA_MIPS3_NOT_32R6_64R6; | |
471 | def : MipsInstAlias<"dsubi $rs, $imm", | |
472 | (DADDi GPR64Opnd:$rs, GPR64Opnd:$rs, | |
473 | InvertedImOperand64:$imm), | |
474 | 0>, ISA_MIPS3_NOT_32R6_64R6; | |
475 | def : MipsInstAlias<"dsub $rs, $rt, $imm", | |
476 | (DADDi GPR64Opnd:$rs, GPR64Opnd:$rt, | |
477 | InvertedImOperand64:$imm), | |
478 | 0>, ISA_MIPS3_NOT_32R6_64R6; | |
479 | def : MipsInstAlias<"dsub $rs, $imm", | |
480 | (DADDi GPR64Opnd:$rs, GPR64Opnd:$rs, | |
481 | InvertedImOperand64:$imm), | |
482 | 0>, ISA_MIPS3_NOT_32R6_64R6; | |
483 | def : MipsInstAlias<"dsubu $rs, $imm", | |
484 | (DADDiu GPR64Opnd:$rs, GPR64Opnd:$rs, | |
485 | InvertedImOperand64:$imm), | |
486 | 0>, ISA_MIPS3; | |
487 | def : MipsInstAlias<"dsra $rd, $rt, $rs", | |
488 | (DSRAV GPR64Opnd:$rd, GPR64Opnd:$rt, GPR32Opnd:$rs), 0>, | |
489 | ISA_MIPS3; | |
490 | def : MipsInstAlias<"dsrl $rd, $rt, $rs", | |
491 | (DSRLV GPR64Opnd:$rd, GPR64Opnd:$rt, GPR32Opnd:$rs), 0>, | |
492 | ISA_MIPS3; | |
493 | ||
494 | class LoadImm64< string instr_asm, Operand Od, RegisterOperand RO> : | |
495 | MipsAsmPseudoInst<(outs RO:$rt), (ins Od:$imm64), | |
496 | !strconcat(instr_asm, "\t$rt, $imm64")> ; | |
497 | def LoadImm64Reg : LoadImm64<"dli", imm64, GPR64Opnd>; | |
970d7e83 LB |
498 | |
499 | /// Move between CPU and coprocessor registers | |
1a4d82fc JJ |
500 | let DecoderNamespace = "Mips64", Predicates = [HasMips64] in { |
501 | def DMFC0 : MFC3OP<"dmfc0", GPR64Opnd>, MFC3OP_FM<0x10, 1>; | |
502 | def DMTC0 : MFC3OP<"dmtc0", GPR64Opnd>, MFC3OP_FM<0x10, 5>, ISA_MIPS3; | |
503 | def DMFC2 : MFC3OP<"dmfc2", GPR64Opnd>, MFC3OP_FM<0x12, 1>, ISA_MIPS3; | |
504 | def DMTC2 : MFC3OP<"dmtc2", GPR64Opnd>, MFC3OP_FM<0x12, 5>, ISA_MIPS3; | |
970d7e83 LB |
505 | } |
506 | ||
507 | // Two operand (implicit 0 selector) versions: | |
1a4d82fc JJ |
508 | def : MipsInstAlias<"dmfc0 $rt, $rd", (DMFC0 GPR64Opnd:$rt, GPR64Opnd:$rd, 0), 0>; |
509 | def : MipsInstAlias<"dmtc0 $rt, $rd", (DMTC0 GPR64Opnd:$rt, GPR64Opnd:$rd, 0), 0>; | |
510 | def : MipsInstAlias<"dmfc2 $rt, $rd", (DMFC2 GPR64Opnd:$rt, GPR64Opnd:$rd, 0), 0>; | |
511 | def : MipsInstAlias<"dmtc2 $rt, $rd", (DMTC2 GPR64Opnd:$rt, GPR64Opnd:$rd, 0), 0>; | |
512 | ||
513 | let Predicates = [HasMips64, HasCnMips] in { | |
514 | def : MipsInstAlias<"synciobdma", (SYNC 0x2), 0>; | |
515 | def : MipsInstAlias<"syncs", (SYNC 0x6), 0>; | |
516 | def : MipsInstAlias<"syncw", (SYNC 0x4), 0>; | |
517 | def : MipsInstAlias<"syncws", (SYNC 0x5), 0>; | |
518 | } |