]>
Commit | Line | Data |
---|---|---|
223e47cc LB |
1 | //===- NVPTXInstrInfo.h - NVPTX Instruction Information----------*- C++ -*-===// |
2 | // | |
3 | // The LLVM Compiler Infrastructure | |
4 | // | |
5 | // This file is distributed under the niversity of Illinois Open Source | |
6 | // License. See LICENSE.TXT for details. | |
7 | // | |
8 | //===----------------------------------------------------------------------===// | |
9 | // | |
10 | // This file contains the NVPTX implementation of the TargetInstrInfo class. | |
11 | // | |
12 | //===----------------------------------------------------------------------===// | |
13 | ||
1a4d82fc JJ |
14 | #ifndef LLVM_LIB_TARGET_NVPTX_NVPTXINSTRINFO_H |
15 | #define LLVM_LIB_TARGET_NVPTX_NVPTXINSTRINFO_H | |
223e47cc LB |
16 | |
17 | #include "NVPTX.h" | |
18 | #include "NVPTXRegisterInfo.h" | |
19 | #include "llvm/Target/TargetInstrInfo.h" | |
20 | ||
21 | #define GET_INSTRINFO_HEADER | |
22 | #include "NVPTXGenInstrInfo.inc" | |
23 | ||
24 | namespace llvm { | |
25 | ||
1a4d82fc | 26 | class NVPTXInstrInfo : public NVPTXGenInstrInfo { |
223e47cc | 27 | const NVPTXRegisterInfo RegInfo; |
1a4d82fc | 28 | virtual void anchor(); |
223e47cc | 29 | public: |
1a4d82fc | 30 | explicit NVPTXInstrInfo(NVPTXSubtarget &STI); |
223e47cc | 31 | |
1a4d82fc | 32 | const NVPTXRegisterInfo &getRegisterInfo() const { return RegInfo; } |
223e47cc LB |
33 | |
34 | /* The following virtual functions are used in register allocation. | |
35 | * They are not implemented because the existing interface and the logic | |
36 | * at the caller side do not work for the elementized vector load and store. | |
37 | * | |
38 | * virtual unsigned isLoadFromStackSlot(const MachineInstr *MI, | |
39 | * int &FrameIndex) const; | |
40 | * virtual unsigned isStoreToStackSlot(const MachineInstr *MI, | |
41 | * int &FrameIndex) const; | |
42 | * virtual void storeRegToStackSlot(MachineBasicBlock &MBB, | |
43 | * MachineBasicBlock::iterator MBBI, | |
44 | * unsigned SrcReg, bool isKill, int FrameIndex, | |
45 | * const TargetRegisterClass *RC) const; | |
46 | * virtual void loadRegFromStackSlot(MachineBasicBlock &MBB, | |
47 | * MachineBasicBlock::iterator MBBI, | |
48 | * unsigned DestReg, int FrameIndex, | |
49 | * const TargetRegisterClass *RC) const; | |
50 | */ | |
51 | ||
1a4d82fc JJ |
52 | void copyPhysReg( |
53 | MachineBasicBlock &MBB, MachineBasicBlock::iterator I, DebugLoc DL, | |
54 | unsigned DestReg, unsigned SrcReg, bool KillSrc) const override; | |
55 | virtual bool isMoveInstr(const MachineInstr &MI, unsigned &SrcReg, | |
223e47cc LB |
56 | unsigned &DestReg) const; |
57 | bool isLoadInstr(const MachineInstr &MI, unsigned &AddrSpace) const; | |
58 | bool isStoreInstr(const MachineInstr &MI, unsigned &AddrSpace) const; | |
59 | bool isReadSpecialReg(MachineInstr &MI) const; | |
60 | ||
1a4d82fc | 61 | virtual bool CanTailMerge(const MachineInstr *MI) const; |
223e47cc | 62 | // Branch analysis. |
1a4d82fc JJ |
63 | bool AnalyzeBranch( |
64 | MachineBasicBlock &MBB, MachineBasicBlock *&TBB, MachineBasicBlock *&FBB, | |
65 | SmallVectorImpl<MachineOperand> &Cond, bool AllowModify) const override; | |
66 | unsigned RemoveBranch(MachineBasicBlock &MBB) const override; | |
67 | unsigned InsertBranch( | |
68 | MachineBasicBlock &MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, | |
69 | const SmallVectorImpl<MachineOperand> &Cond, DebugLoc DL) const override; | |
223e47cc | 70 | unsigned getLdStCodeAddrSpace(const MachineInstr &MI) const { |
1a4d82fc | 71 | return MI.getOperand(2).getImm(); |
223e47cc LB |
72 | } |
73 | ||
74 | }; | |
75 | ||
76 | } // namespace llvm | |
77 | ||
78 | #endif |