]>
Commit | Line | Data |
---|---|---|
970d7e83 LB |
1 | //===- AMDGPUMCInstLower.cpp - Lower AMDGPU MachineInstr to an MCInst -----===// |
2 | // | |
3 | // The LLVM Compiler Infrastructure | |
4 | // | |
5 | // This file is distributed under the University of Illinois Open Source | |
6 | // License. See LICENSE.TXT for details. | |
7 | // | |
8 | //===----------------------------------------------------------------------===// | |
9 | // | |
10 | /// \file | |
11 | /// \brief Code to lower AMDGPU MachineInstrs to their corresponding MCInst. | |
12 | // | |
13 | //===----------------------------------------------------------------------===// | |
14 | // | |
15 | ||
16 | #include "AMDGPUMCInstLower.h" | |
17 | #include "AMDGPUAsmPrinter.h" | |
1a4d82fc JJ |
18 | #include "AMDGPUTargetMachine.h" |
19 | #include "InstPrinter/AMDGPUInstPrinter.h" | |
970d7e83 | 20 | #include "R600InstrInfo.h" |
1a4d82fc | 21 | #include "SIInstrInfo.h" |
970d7e83 LB |
22 | #include "llvm/CodeGen/MachineBasicBlock.h" |
23 | #include "llvm/CodeGen/MachineInstr.h" | |
24 | #include "llvm/IR/Constants.h" | |
85aaf69f | 25 | #include "llvm/IR/Function.h" |
1a4d82fc JJ |
26 | #include "llvm/IR/GlobalVariable.h" |
27 | #include "llvm/MC/MCCodeEmitter.h" | |
28 | #include "llvm/MC/MCContext.h" | |
970d7e83 LB |
29 | #include "llvm/MC/MCExpr.h" |
30 | #include "llvm/MC/MCInst.h" | |
1a4d82fc | 31 | #include "llvm/MC/MCObjectStreamer.h" |
970d7e83 LB |
32 | #include "llvm/MC/MCStreamer.h" |
33 | #include "llvm/Support/ErrorHandling.h" | |
1a4d82fc JJ |
34 | #include "llvm/Support/Format.h" |
35 | #include <algorithm> | |
970d7e83 LB |
36 | |
37 | using namespace llvm; | |
38 | ||
1a4d82fc JJ |
39 | AMDGPUMCInstLower::AMDGPUMCInstLower(MCContext &ctx, const AMDGPUSubtarget &st): |
40 | Ctx(ctx), ST(st) | |
970d7e83 LB |
41 | { } |
42 | ||
85aaf69f | 43 | void AMDGPUMCInstLower::lower(const MachineInstr *MI, MCInst &OutMI) const { |
1a4d82fc | 44 | |
85aaf69f | 45 | int MCOpcode = ST.getInstrInfo()->pseudoToMCOpcode(MI->getOpcode()); |
1a4d82fc | 46 | |
85aaf69f SL |
47 | if (MCOpcode == -1) { |
48 | LLVMContext &C = MI->getParent()->getParent()->getFunction()->getContext(); | |
49 | C.emitError("AMDGPUMCInstLower::lower - Pseudo instruction doesn't have " | |
50 | "a target-specific version: " + Twine(MI->getOpcode())); | |
51 | } | |
970d7e83 | 52 | |
85aaf69f | 53 | OutMI.setOpcode(MCOpcode); |
970d7e83 | 54 | |
1a4d82fc | 55 | for (const MachineOperand &MO : MI->explicit_operands()) { |
970d7e83 LB |
56 | MCOperand MCOp; |
57 | switch (MO.getType()) { | |
58 | default: | |
59 | llvm_unreachable("unknown operand type"); | |
970d7e83 LB |
60 | case MachineOperand::MO_Immediate: |
61 | MCOp = MCOperand::CreateImm(MO.getImm()); | |
62 | break; | |
63 | case MachineOperand::MO_Register: | |
64 | MCOp = MCOperand::CreateReg(MO.getReg()); | |
65 | break; | |
66 | case MachineOperand::MO_MachineBasicBlock: | |
67 | MCOp = MCOperand::CreateExpr(MCSymbolRefExpr::Create( | |
68 | MO.getMBB()->getSymbol(), Ctx)); | |
1a4d82fc JJ |
69 | break; |
70 | case MachineOperand::MO_GlobalAddress: { | |
71 | const GlobalValue *GV = MO.getGlobal(); | |
72 | MCSymbol *Sym = Ctx.GetOrCreateSymbol(StringRef(GV->getName())); | |
73 | MCOp = MCOperand::CreateExpr(MCSymbolRefExpr::Create(Sym, Ctx)); | |
74 | break; | |
75 | } | |
76 | case MachineOperand::MO_TargetIndex: { | |
77 | assert(MO.getIndex() == AMDGPU::TI_CONSTDATA_START); | |
78 | MCSymbol *Sym = Ctx.GetOrCreateSymbol(StringRef(END_OF_TEXT_LABEL_NAME)); | |
79 | const MCSymbolRefExpr *Expr = MCSymbolRefExpr::Create(Sym, Ctx); | |
80 | MCOp = MCOperand::CreateExpr(Expr); | |
81 | break; | |
82 | } | |
85aaf69f SL |
83 | case MachineOperand::MO_ExternalSymbol: { |
84 | MCSymbol *Sym = Ctx.GetOrCreateSymbol(StringRef(MO.getSymbolName())); | |
85 | const MCSymbolRefExpr *Expr = MCSymbolRefExpr::Create(Sym, Ctx); | |
86 | MCOp = MCOperand::CreateExpr(Expr); | |
87 | break; | |
88 | } | |
970d7e83 LB |
89 | } |
90 | OutMI.addOperand(MCOp); | |
91 | } | |
92 | } | |
93 | ||
94 | void AMDGPUAsmPrinter::EmitInstruction(const MachineInstr *MI) { | |
1a4d82fc JJ |
95 | AMDGPUMCInstLower MCInstLowering(OutContext, |
96 | MF->getTarget().getSubtarget<AMDGPUSubtarget>()); | |
970d7e83 | 97 | |
1a4d82fc JJ |
98 | #ifdef _DEBUG |
99 | StringRef Err; | |
100 | if (!TM.getSubtargetImpl()->getInstrInfo()->verifyInstruction(MI, Err)) { | |
101 | errs() << "Warning: Illegal instruction detected: " << Err << "\n"; | |
102 | MI->dump(); | |
103 | } | |
104 | #endif | |
970d7e83 LB |
105 | if (MI->isBundle()) { |
106 | const MachineBasicBlock *MBB = MI->getParent(); | |
107 | MachineBasicBlock::const_instr_iterator I = MI; | |
108 | ++I; | |
109 | while (I != MBB->end() && I->isInsideBundle()) { | |
1a4d82fc | 110 | EmitInstruction(I); |
970d7e83 LB |
111 | ++I; |
112 | } | |
113 | } else { | |
114 | MCInst TmpInst; | |
115 | MCInstLowering.lower(MI, TmpInst); | |
1a4d82fc JJ |
116 | EmitToStreamer(OutStreamer, TmpInst); |
117 | ||
118 | if (DisasmEnabled) { | |
119 | // Disassemble instruction/operands to text. | |
120 | DisasmLines.resize(DisasmLines.size() + 1); | |
121 | std::string &DisasmLine = DisasmLines.back(); | |
122 | raw_string_ostream DisasmStream(DisasmLine); | |
123 | ||
124 | AMDGPUInstPrinter InstPrinter(*TM.getMCAsmInfo(), | |
125 | *TM.getSubtargetImpl()->getInstrInfo(), | |
126 | *TM.getSubtargetImpl()->getRegisterInfo()); | |
127 | InstPrinter.printInst(&TmpInst, DisasmStream, StringRef()); | |
128 | ||
129 | // Disassemble instruction/operands to hex representation. | |
130 | SmallVector<MCFixup, 4> Fixups; | |
131 | SmallVector<char, 16> CodeBytes; | |
132 | raw_svector_ostream CodeStream(CodeBytes); | |
133 | ||
134 | MCObjectStreamer &ObjStreamer = (MCObjectStreamer &)OutStreamer; | |
135 | MCCodeEmitter &InstEmitter = ObjStreamer.getAssembler().getEmitter(); | |
136 | InstEmitter.EncodeInstruction(TmpInst, CodeStream, Fixups, | |
137 | TM.getSubtarget<MCSubtargetInfo>()); | |
138 | CodeStream.flush(); | |
139 | ||
140 | HexLines.resize(HexLines.size() + 1); | |
141 | std::string &HexLine = HexLines.back(); | |
142 | raw_string_ostream HexStream(HexLine); | |
143 | ||
144 | for (size_t i = 0; i < CodeBytes.size(); i += 4) { | |
145 | unsigned int CodeDWord = *(unsigned int *)&CodeBytes[i]; | |
146 | HexStream << format("%s%08X", (i > 0 ? " " : ""), CodeDWord); | |
147 | } | |
148 | ||
149 | DisasmStream.flush(); | |
150 | DisasmLineMaxLen = std::max(DisasmLineMaxLen, DisasmLine.size()); | |
151 | } | |
970d7e83 LB |
152 | } |
153 | } |