]>
Commit | Line | Data |
---|---|---|
fc512014 XL |
1 | // MIR for `f_u64` before PreCodegen |
2 | ||
3 | fn f_u64() -> () { | |
c295e0f8 XL |
4 | let mut _0: (); // return place in scope 0 at $DIR/lower_intrinsics.rs:39:16: 39:16 |
5 | let mut _1: u64; // in scope 0 at $DIR/lower_intrinsics.rs:40:5: 40:21 | |
6 | scope 1 (inlined f_dispatch::<u64>) { // at $DIR/lower_intrinsics.rs:40:5: 40:21 | |
7 | debug t => _1; // in scope 1 at $DIR/lower_intrinsics.rs:40:5: 40:21 | |
8 | let _2: (); // in scope 1 at $DIR/lower_intrinsics.rs:40:5: 40:21 | |
9 | let mut _3: u64; // in scope 1 at $DIR/lower_intrinsics.rs:40:5: 40:21 | |
10 | scope 2 (inlined std::mem::size_of::<u64>) { // at $DIR/lower_intrinsics.rs:40:5: 40:21 | |
fc512014 XL |
11 | } |
12 | } | |
13 | ||
14 | bb0: { | |
c295e0f8 XL |
15 | StorageLive(_1); // scope 0 at $DIR/lower_intrinsics.rs:40:5: 40:21 |
16 | _1 = const 0_u64; // scope 0 at $DIR/lower_intrinsics.rs:40:5: 40:21 | |
17 | StorageLive(_2); // scope 1 at $DIR/lower_intrinsics.rs:40:5: 40:21 | |
18 | StorageLive(_3); // scope 1 at $DIR/lower_intrinsics.rs:40:5: 40:21 | |
19 | _3 = move _1; // scope 1 at $DIR/lower_intrinsics.rs:40:5: 40:21 | |
20 | _2 = f_non_zst::<u64>(move _3) -> bb1; // scope 1 at $DIR/lower_intrinsics.rs:40:5: 40:21 | |
fc512014 | 21 | // mir::Constant |
c295e0f8 | 22 | // + span: $DIR/lower_intrinsics.rs:40:5: 40:21 |
fc512014 XL |
23 | // + literal: Const { ty: fn(u64) {f_non_zst::<u64>}, val: Value(Scalar(<ZST>)) } |
24 | } | |
25 | ||
26 | bb1: { | |
c295e0f8 XL |
27 | StorageDead(_3); // scope 1 at $DIR/lower_intrinsics.rs:40:5: 40:21 |
28 | StorageDead(_2); // scope 1 at $DIR/lower_intrinsics.rs:40:5: 40:21 | |
29 | StorageDead(_1); // scope 0 at $DIR/lower_intrinsics.rs:40:5: 40:21 | |
30 | return; // scope 0 at $DIR/lower_intrinsics.rs:41:2: 41:2 | |
fc512014 XL |
31 | } |
32 | } |