]> git.proxmox.com Git - mirror_qemu.git/blame - system/ioport.c
target/i386: Rename tcg_cpu_FOO() to include 'x86'
[mirror_qemu.git] / system / ioport.c
CommitLineData
32993977
IY
1/*
2 * QEMU System Emulator
3 *
4 * Copyright (c) 2003-2008 Fabrice Bellard
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
24/*
669dcb60 25 * split out ioport related stuffs from vl.c.
32993977
IY
26 */
27
d38ea87a 28#include "qemu/osdep.h"
33c11879 29#include "cpu.h"
022c62cb 30#include "exec/ioport.h"
022c62cb 31#include "exec/memory.h"
b40acf99 32#include "exec/address-spaces.h"
8b7a5507 33#include "trace.h"
32993977 34
28770689
MCA
35struct MemoryRegionPortioList {
36 Object obj;
37
b40acf99
JK
38 MemoryRegion mr;
39 void *portio_opaque;
d2f07b75 40 MemoryRegionPortio *ports;
28770689
MCA
41};
42
43#define TYPE_MEMORY_REGION_PORTIO_LIST "memory-region-portio-list"
44OBJECT_DECLARE_SIMPLE_TYPE(MemoryRegionPortioList, MEMORY_REGION_PORTIO_LIST)
b40acf99 45
3bb28b72
JK
46static uint64_t unassigned_io_read(void *opaque, hwaddr addr, unsigned size)
47{
48 return -1ULL;
49}
50
51static void unassigned_io_write(void *opaque, hwaddr addr, uint64_t val,
52 unsigned size)
53{
54}
55
56const MemoryRegionOps unassigned_io_ops = {
57 .read = unassigned_io_read,
58 .write = unassigned_io_write,
59 .endianness = DEVICE_NATIVE_ENDIAN,
60};
61
89a80e74 62void cpu_outb(uint32_t addr, uint8_t val)
32993977 63{
6f94b7d9 64 trace_cpu_out(addr, 'b', val);
5c9eb028
PM
65 address_space_write(&address_space_io, addr, MEMTXATTRS_UNSPECIFIED,
66 &val, 1);
32993977
IY
67}
68
89a80e74 69void cpu_outw(uint32_t addr, uint16_t val)
32993977 70{
b40acf99
JK
71 uint8_t buf[2];
72
6f94b7d9 73 trace_cpu_out(addr, 'w', val);
b40acf99 74 stw_p(buf, val);
5c9eb028
PM
75 address_space_write(&address_space_io, addr, MEMTXATTRS_UNSPECIFIED,
76 buf, 2);
32993977
IY
77}
78
89a80e74 79void cpu_outl(uint32_t addr, uint32_t val)
32993977 80{
b40acf99
JK
81 uint8_t buf[4];
82
6f94b7d9 83 trace_cpu_out(addr, 'l', val);
b40acf99 84 stl_p(buf, val);
5c9eb028
PM
85 address_space_write(&address_space_io, addr, MEMTXATTRS_UNSPECIFIED,
86 buf, 4);
32993977
IY
87}
88
89a80e74 89uint8_t cpu_inb(uint32_t addr)
32993977 90{
07323531 91 uint8_t val;
b40acf99 92
5c9eb028
PM
93 address_space_read(&address_space_io, addr, MEMTXATTRS_UNSPECIFIED,
94 &val, 1);
6f94b7d9 95 trace_cpu_in(addr, 'b', val);
32993977
IY
96 return val;
97}
98
89a80e74 99uint16_t cpu_inw(uint32_t addr)
32993977 100{
b40acf99 101 uint8_t buf[2];
07323531 102 uint16_t val;
b40acf99 103
5c9eb028 104 address_space_read(&address_space_io, addr, MEMTXATTRS_UNSPECIFIED, buf, 2);
b40acf99 105 val = lduw_p(buf);
6f94b7d9 106 trace_cpu_in(addr, 'w', val);
32993977
IY
107 return val;
108}
109
89a80e74 110uint32_t cpu_inl(uint32_t addr)
32993977 111{
b40acf99 112 uint8_t buf[4];
07323531 113 uint32_t val;
b40acf99 114
5c9eb028 115 address_space_read(&address_space_io, addr, MEMTXATTRS_UNSPECIFIED, buf, 4);
b40acf99 116 val = ldl_p(buf);
6f94b7d9 117 trace_cpu_in(addr, 'l', val);
32993977
IY
118 return val;
119}
6bf9fd43
AK
120
121void portio_list_init(PortioList *piolist,
db10ca90 122 Object *owner,
6bf9fd43
AK
123 const MemoryRegionPortio *callbacks,
124 void *opaque, const char *name)
125{
126 unsigned n = 0;
127
128 while (callbacks[n].size) {
129 ++n;
130 }
131
132 piolist->ports = callbacks;
133 piolist->nr = 0;
134 piolist->regions = g_new0(MemoryRegion *, n);
135 piolist->address_space = NULL;
136 piolist->opaque = opaque;
db10ca90 137 piolist->owner = owner;
6bf9fd43 138 piolist->name = name;
c76bc480
JK
139 piolist->flush_coalesced_mmio = false;
140}
141
142void portio_list_set_flush_coalesced(PortioList *piolist)
143{
144 piolist->flush_coalesced_mmio = true;
6bf9fd43
AK
145}
146
147void portio_list_destroy(PortioList *piolist)
148{
e3fb0ade
PB
149 MemoryRegionPortioList *mrpio;
150 unsigned i;
151
152 for (i = 0; i < piolist->nr; ++i) {
153 mrpio = container_of(piolist->regions[i], MemoryRegionPortioList, mr);
d8d95814 154 object_unparent(OBJECT(&mrpio->mr));
28770689 155 object_unref(mrpio);
e3fb0ade 156 }
6bf9fd43
AK
157 g_free(piolist->regions);
158}
159
b40acf99
JK
160static const MemoryRegionPortio *find_portio(MemoryRegionPortioList *mrpio,
161 uint64_t offset, unsigned size,
162 bool write)
163{
164 const MemoryRegionPortio *mrp;
165
166 for (mrp = mrpio->ports; mrp->size; ++mrp) {
167 if (offset >= mrp->offset && offset < mrp->offset + mrp->len &&
168 size == mrp->size &&
169 (write ? (bool)mrp->write : (bool)mrp->read)) {
170 return mrp;
171 }
172 }
173 return NULL;
174}
175
176static uint64_t portio_read(void *opaque, hwaddr addr, unsigned size)
177{
178 MemoryRegionPortioList *mrpio = opaque;
179 const MemoryRegionPortio *mrp = find_portio(mrpio, addr, size, false);
180 uint64_t data;
181
182 data = ((uint64_t)1 << (size * 8)) - 1;
183 if (mrp) {
184 data = mrp->read(mrpio->portio_opaque, mrp->base + addr);
185 } else if (size == 2) {
186 mrp = find_portio(mrpio, addr, 1, false);
147ed379
PB
187 if (mrp) {
188 data = mrp->read(mrpio->portio_opaque, mrp->base + addr);
189 if (addr + 1 < mrp->offset + mrp->len) {
190 data |= mrp->read(mrpio->portio_opaque, mrp->base + addr + 1) << 8;
191 } else {
192 data |= 0xff00;
193 }
194 }
b40acf99
JK
195 }
196 return data;
197}
198
199static void portio_write(void *opaque, hwaddr addr, uint64_t data,
200 unsigned size)
201{
202 MemoryRegionPortioList *mrpio = opaque;
203 const MemoryRegionPortio *mrp = find_portio(mrpio, addr, size, true);
204
205 if (mrp) {
206 mrp->write(mrpio->portio_opaque, mrp->base + addr, data);
207 } else if (size == 2) {
208 mrp = find_portio(mrpio, addr, 1, true);
147ed379
PB
209 if (mrp) {
210 mrp->write(mrpio->portio_opaque, mrp->base + addr, data & 0xff);
211 if (addr + 1 < mrp->offset + mrp->len) {
212 mrp->write(mrpio->portio_opaque, mrp->base + addr + 1, data >> 8);
213 }
214 }
b40acf99
JK
215 }
216}
217
218static const MemoryRegionOps portio_ops = {
219 .read = portio_read,
220 .write = portio_write,
f36a6382 221 .endianness = DEVICE_LITTLE_ENDIAN,
b40acf99
JK
222 .valid.unaligned = true,
223 .impl.unaligned = true,
224};
225
6bf9fd43
AK
226static void portio_list_add_1(PortioList *piolist,
227 const MemoryRegionPortio *pio_init,
228 unsigned count, unsigned start,
229 unsigned off_low, unsigned off_high)
230{
b40acf99 231 MemoryRegionPortioList *mrpio;
690705ca
MCA
232 Object *owner;
233 char *name;
6bf9fd43
AK
234 unsigned i;
235
236 /* Copy the sub-list and null-terminate it. */
28770689
MCA
237 mrpio = MEMORY_REGION_PORTIO_LIST(
238 object_new(TYPE_MEMORY_REGION_PORTIO_LIST));
b40acf99 239 mrpio->portio_opaque = piolist->opaque;
d2f07b75 240 mrpio->ports = g_malloc0(sizeof(MemoryRegionPortio) * (count + 1));
b40acf99
JK
241 memcpy(mrpio->ports, pio_init, sizeof(MemoryRegionPortio) * count);
242 memset(mrpio->ports + count, 0, sizeof(MemoryRegionPortio));
6bf9fd43
AK
243
244 /* Adjust the offsets to all be zero-based for the region. */
245 for (i = 0; i < count; ++i) {
b40acf99
JK
246 mrpio->ports[i].offset -= off_low;
247 mrpio->ports[i].base = start + off_low;
6bf9fd43
AK
248 }
249
690705ca
MCA
250 /*
251 * The MemoryRegion owner is the MemoryRegionPortioList since that manages
252 * the lifecycle via the refcount
253 */
254 memory_region_init_io(&mrpio->mr, OBJECT(mrpio), &portio_ops, mrpio,
db10ca90 255 piolist->name, off_high - off_low);
690705ca
MCA
256
257 /* Reparent the MemoryRegion to the piolist owner */
258 object_ref(&mrpio->mr);
259 object_unparent(OBJECT(&mrpio->mr));
260 if (!piolist->owner) {
261 owner = container_get(qdev_get_machine(), "/unattached");
262 } else {
263 owner = piolist->owner;
264 }
265 name = g_strdup_printf("%s[*]", piolist->name);
266 object_property_add_child(owner, name, OBJECT(&mrpio->mr));
267 g_free(name);
268
c76bc480
JK
269 if (piolist->flush_coalesced_mmio) {
270 memory_region_set_flush_coalesced(&mrpio->mr);
271 }
6bf9fd43 272 memory_region_add_subregion(piolist->address_space,
b40acf99
JK
273 start + off_low, &mrpio->mr);
274 piolist->regions[piolist->nr] = &mrpio->mr;
de58ac72 275 ++piolist->nr;
6bf9fd43
AK
276}
277
278void portio_list_add(PortioList *piolist,
279 MemoryRegion *address_space,
280 uint32_t start)
281{
282 const MemoryRegionPortio *pio, *pio_start = piolist->ports;
283 unsigned int off_low, off_high, off_last, count;
284
285 piolist->address_space = address_space;
286
287 /* Handle the first entry specially. */
288 off_last = off_low = pio_start->offset;
4080a13c 289 off_high = off_low + pio_start->len + pio_start->size - 1;
6bf9fd43
AK
290 count = 1;
291
292 for (pio = pio_start + 1; pio->size != 0; pio++, count++) {
293 /* All entries must be sorted by offset. */
294 assert(pio->offset >= off_last);
295 off_last = pio->offset;
296
297 /* If we see a hole, break the region. */
298 if (off_last > off_high) {
299 portio_list_add_1(piolist, pio_start, count, start, off_low,
300 off_high);
301 /* ... and start collecting anew. */
302 pio_start = pio;
303 off_low = off_last;
4080a13c 304 off_high = off_low + pio->len + pio_start->size - 1;
6bf9fd43
AK
305 count = 0;
306 } else if (off_last + pio->len > off_high) {
4080a13c 307 off_high = off_last + pio->len + pio_start->size - 1;
6bf9fd43
AK
308 }
309 }
310
311 /* There will always be an open sub-list. */
312 portio_list_add_1(piolist, pio_start, count, start, off_low, off_high);
313}
314
315void portio_list_del(PortioList *piolist)
316{
b40acf99 317 MemoryRegionPortioList *mrpio;
6bf9fd43
AK
318 unsigned i;
319
320 for (i = 0; i < piolist->nr; ++i) {
b40acf99
JK
321 mrpio = container_of(piolist->regions[i], MemoryRegionPortioList, mr);
322 memory_region_del_subregion(piolist->address_space, &mrpio->mr);
6bf9fd43
AK
323 }
324}
28770689
MCA
325
326static void memory_region_portio_list_finalize(Object *obj)
327{
328 MemoryRegionPortioList *mrpio = MEMORY_REGION_PORTIO_LIST(obj);
329
690705ca 330 object_unref(&mrpio->mr);
28770689
MCA
331 g_free(mrpio->ports);
332}
333
334static const TypeInfo memory_region_portio_list_info = {
335 .parent = TYPE_OBJECT,
336 .name = TYPE_MEMORY_REGION_PORTIO_LIST,
337 .instance_size = sizeof(MemoryRegionPortioList),
338 .instance_finalize = memory_region_portio_list_finalize,
339};
340
341static void ioport_register_types(void)
342{
343 type_register_static(&memory_region_portio_list_info);
344}
345
346type_init(ioport_register_types)