]> git.proxmox.com Git - mirror_qemu.git/blame - target/arm/gdbstub.c
target/arm: default SVE length to 64 bytes for linux-user
[mirror_qemu.git] / target / arm / gdbstub.c
CommitLineData
58850dad
AF
1/*
2 * ARM gdb server stub
3 *
4 * Copyright (c) 2003-2005 Fabrice Bellard
5 * Copyright (c) 2013 SUSE LINUX Products GmbH
6 *
7 * This library is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU Lesser General Public
9 * License as published by the Free Software Foundation; either
10 * version 2 of the License, or (at your option) any later version.
11 *
12 * This library is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
15 * Lesser General Public License for more details.
16 *
17 * You should have received a copy of the GNU Lesser General Public
18 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
19 */
74c21bd0 20#include "qemu/osdep.h"
33c11879 21#include "cpu.h"
5b50e790 22#include "exec/gdbstub.h"
58850dad 23
200bf5b7
AB
24typedef struct RegisterSysregXmlParam {
25 CPUState *cs;
26 GString *s;
32d6e32a 27 int n;
200bf5b7
AB
28} RegisterSysregXmlParam;
29
58850dad
AF
30/* Old gdb always expect FPA registers. Newer (xml-aware) gdb only expect
31 whatever the target description contains. Due to a historical mishap
32 the FPA registers appear in between core integer regs and the CPSR.
33 We hack round this by giving the FPA regs zero size when talking to a
34 newer gdb. */
35
a010bdbe 36int arm_cpu_gdb_read_register(CPUState *cs, GByteArray *mem_buf, int n)
58850dad 37{
5b50e790
AF
38 ARMCPU *cpu = ARM_CPU(cs);
39 CPUARMState *env = &cpu->env;
40
58850dad
AF
41 if (n < 16) {
42 /* Core integer register. */
986a2998 43 return gdb_get_reg32(mem_buf, env->regs[n]);
58850dad
AF
44 }
45 if (n < 24) {
46 /* FPA registers. */
47 if (gdb_has_xml) {
48 return 0;
49 }
50 memset(mem_buf, 0, 12);
51 return 12;
52 }
53 switch (n) {
54 case 24:
55 /* FPA status register. */
56 if (gdb_has_xml) {
57 return 0;
58 }
986a2998 59 return gdb_get_reg32(mem_buf, 0);
58850dad
AF
60 case 25:
61 /* CPSR */
986a2998 62 return gdb_get_reg32(mem_buf, cpsr_read(env));
58850dad
AF
63 }
64 /* Unknown register. */
65 return 0;
66}
67
5b50e790 68int arm_cpu_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)
58850dad 69{
5b50e790
AF
70 ARMCPU *cpu = ARM_CPU(cs);
71 CPUARMState *env = &cpu->env;
58850dad
AF
72 uint32_t tmp;
73
74 tmp = ldl_p(mem_buf);
75
76 /* Mask out low bit of PC to workaround gdb bugs. This will probably
77 cause problems if we ever implement the Jazelle DBX extensions. */
78 if (n == 15) {
79 tmp &= ~1;
80 }
81
82 if (n < 16) {
83 /* Core integer register. */
84 env->regs[n] = tmp;
85 return 4;
86 }
87 if (n < 24) { /* 16-23 */
88 /* FPA registers (ignored). */
89 if (gdb_has_xml) {
90 return 0;
91 }
92 return 12;
93 }
94 switch (n) {
95 case 24:
96 /* FPA status register (ignored). */
97 if (gdb_has_xml) {
98 return 0;
99 }
100 return 4;
101 case 25:
102 /* CPSR */
50866ba5 103 cpsr_write(env, tmp, 0xffffffff, CPSRWriteByGDBStub);
58850dad
AF
104 return 4;
105 }
106 /* Unknown register. */
107 return 0;
108}
200bf5b7 109
448d4d14
AB
110static void arm_gen_one_xml_sysreg_tag(GString *s, DynamicGDBXMLInfo *dyn_xml,
111 ARMCPRegInfo *ri, uint32_t ri_key,
32d6e32a 112 int bitsize, int regnum)
200bf5b7
AB
113{
114 g_string_append_printf(s, "<reg name=\"%s\"", ri->name);
115 g_string_append_printf(s, " bitsize=\"%d\"", bitsize);
32d6e32a 116 g_string_append_printf(s, " regnum=\"%d\"", regnum);
200bf5b7 117 g_string_append_printf(s, " group=\"cp_regs\"/>");
448d4d14
AB
118 dyn_xml->data.cpregs.keys[dyn_xml->num] = ri_key;
119 dyn_xml->num++;
200bf5b7
AB
120}
121
122static void arm_register_sysreg_for_xml(gpointer key, gpointer value,
123 gpointer p)
124{
125 uint32_t ri_key = *(uint32_t *)key;
126 ARMCPRegInfo *ri = value;
127 RegisterSysregXmlParam *param = (RegisterSysregXmlParam *)p;
128 GString *s = param->s;
129 ARMCPU *cpu = ARM_CPU(param->cs);
130 CPUARMState *env = &cpu->env;
448d4d14 131 DynamicGDBXMLInfo *dyn_xml = &cpu->dyn_sysreg_xml;
200bf5b7
AB
132
133 if (!(ri->type & (ARM_CP_NO_RAW | ARM_CP_NO_GDB))) {
134 if (arm_feature(env, ARM_FEATURE_AARCH64)) {
135 if (ri->state == ARM_CP_STATE_AA64) {
32d6e32a
AB
136 arm_gen_one_xml_sysreg_tag(s , dyn_xml, ri, ri_key, 64,
137 param->n++);
200bf5b7
AB
138 }
139 } else {
140 if (ri->state == ARM_CP_STATE_AA32) {
141 if (!arm_feature(env, ARM_FEATURE_EL3) &&
142 (ri->secure & ARM_CP_SECSTATE_S)) {
143 return;
144 }
145 if (ri->type & ARM_CP_64BIT) {
32d6e32a
AB
146 arm_gen_one_xml_sysreg_tag(s , dyn_xml, ri, ri_key, 64,
147 param->n++);
200bf5b7 148 } else {
32d6e32a
AB
149 arm_gen_one_xml_sysreg_tag(s , dyn_xml, ri, ri_key, 32,
150 param->n++);
200bf5b7
AB
151 }
152 }
153 }
154 }
155}
156
32d6e32a 157int arm_gen_dynamic_sysreg_xml(CPUState *cs, int base_reg)
200bf5b7
AB
158{
159 ARMCPU *cpu = ARM_CPU(cs);
160 GString *s = g_string_new(NULL);
32d6e32a 161 RegisterSysregXmlParam param = {cs, s, base_reg};
200bf5b7 162
448d4d14
AB
163 cpu->dyn_sysreg_xml.num = 0;
164 cpu->dyn_sysreg_xml.data.cpregs.keys = g_new(uint32_t, g_hash_table_size(cpu->cp_regs));
200bf5b7
AB
165 g_string_printf(s, "<?xml version=\"1.0\"?>");
166 g_string_append_printf(s, "<!DOCTYPE target SYSTEM \"gdb-target.dtd\">");
167 g_string_append_printf(s, "<feature name=\"org.qemu.gdb.arm.sys.regs\">");
168 g_hash_table_foreach(cpu->cp_regs, arm_register_sysreg_for_xml, &param);
169 g_string_append_printf(s, "</feature>");
448d4d14
AB
170 cpu->dyn_sysreg_xml.desc = g_string_free(s, false);
171 return cpu->dyn_sysreg_xml.num;
200bf5b7
AB
172}
173
174const char *arm_gdb_get_dynamic_xml(CPUState *cs, const char *xmlname)
175{
176 ARMCPU *cpu = ARM_CPU(cs);
177
178 if (strcmp(xmlname, "system-registers.xml") == 0) {
448d4d14 179 return cpu->dyn_sysreg_xml.desc;
200bf5b7
AB
180 }
181 return NULL;
182}