]>
Commit | Line | Data |
---|---|---|
39920a04 FR |
1 | /* |
2 | * QEMU AArch64 TCG CPUs | |
3 | * | |
4 | * Copyright (c) 2013 Linaro Ltd | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or | |
7 | * modify it under the terms of the GNU General Public License | |
8 | * as published by the Free Software Foundation; either version 2 | |
9 | * of the License, or (at your option) any later version. | |
10 | * | |
11 | * This program is distributed in the hope that it will be useful, | |
12 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
13 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
14 | * GNU General Public License for more details. | |
15 | * | |
16 | * You should have received a copy of the GNU General Public License | |
17 | * along with this program; if not, see | |
18 | * <http://www.gnu.org/licenses/gpl-2.0.html> | |
19 | */ | |
20 | ||
21 | #include "qemu/osdep.h" | |
22 | #include "qapi/error.h" | |
23 | #include "cpu.h" | |
24 | #include "qemu/module.h" | |
25 | #include "qapi/visitor.h" | |
26 | #include "hw/qdev-properties.h" | |
d8100822 | 27 | #include "qemu/units.h" |
39920a04 FR |
28 | #include "internals.h" |
29 | #include "cpregs.h" | |
30 | ||
d8100822 RH |
31 | static uint64_t make_ccsidr64(unsigned assoc, unsigned linesize, |
32 | unsigned cachesize) | |
33 | { | |
34 | unsigned lg_linesize = ctz32(linesize); | |
35 | unsigned sets; | |
36 | ||
37 | /* | |
38 | * The 64-bit CCSIDR_EL1 format is: | |
39 | * [55:32] number of sets - 1 | |
40 | * [23:3] associativity - 1 | |
41 | * [2:0] log2(linesize) - 4 | |
42 | * so 0 == 16 bytes, 1 == 32 bytes, 2 == 64 bytes, etc | |
43 | */ | |
44 | assert(assoc != 0); | |
45 | assert(is_power_of_2(linesize)); | |
46 | assert(lg_linesize >= 4 && lg_linesize <= 7 + 4); | |
47 | ||
48 | /* sets * associativity * linesize == cachesize. */ | |
49 | sets = cachesize / (assoc * linesize); | |
50 | assert(cachesize % (assoc * linesize) == 0); | |
51 | ||
52 | return ((uint64_t)(sets - 1) << 32) | |
53 | | ((assoc - 1) << 3) | |
54 | | (lg_linesize - 4); | |
55 | } | |
56 | ||
39920a04 FR |
57 | static void aarch64_a35_initfn(Object *obj) |
58 | { | |
59 | ARMCPU *cpu = ARM_CPU(obj); | |
60 | ||
61 | cpu->dtb_compatible = "arm,cortex-a35"; | |
62 | set_feature(&cpu->env, ARM_FEATURE_V8); | |
63 | set_feature(&cpu->env, ARM_FEATURE_NEON); | |
64 | set_feature(&cpu->env, ARM_FEATURE_GENERIC_TIMER); | |
65 | set_feature(&cpu->env, ARM_FEATURE_AARCH64); | |
66 | set_feature(&cpu->env, ARM_FEATURE_CBAR_RO); | |
67 | set_feature(&cpu->env, ARM_FEATURE_EL2); | |
68 | set_feature(&cpu->env, ARM_FEATURE_EL3); | |
69 | set_feature(&cpu->env, ARM_FEATURE_PMU); | |
70 | ||
71 | /* From B2.2 AArch64 identification registers. */ | |
72 | cpu->midr = 0x411fd040; | |
73 | cpu->revidr = 0; | |
74 | cpu->ctr = 0x84448004; | |
75 | cpu->isar.id_pfr0 = 0x00000131; | |
76 | cpu->isar.id_pfr1 = 0x00011011; | |
77 | cpu->isar.id_dfr0 = 0x03010066; | |
78 | cpu->id_afr0 = 0; | |
79 | cpu->isar.id_mmfr0 = 0x10201105; | |
80 | cpu->isar.id_mmfr1 = 0x40000000; | |
81 | cpu->isar.id_mmfr2 = 0x01260000; | |
82 | cpu->isar.id_mmfr3 = 0x02102211; | |
83 | cpu->isar.id_isar0 = 0x02101110; | |
84 | cpu->isar.id_isar1 = 0x13112111; | |
85 | cpu->isar.id_isar2 = 0x21232042; | |
86 | cpu->isar.id_isar3 = 0x01112131; | |
87 | cpu->isar.id_isar4 = 0x00011142; | |
88 | cpu->isar.id_isar5 = 0x00011121; | |
89 | cpu->isar.id_aa64pfr0 = 0x00002222; | |
90 | cpu->isar.id_aa64pfr1 = 0; | |
91 | cpu->isar.id_aa64dfr0 = 0x10305106; | |
92 | cpu->isar.id_aa64dfr1 = 0; | |
93 | cpu->isar.id_aa64isar0 = 0x00011120; | |
94 | cpu->isar.id_aa64isar1 = 0; | |
95 | cpu->isar.id_aa64mmfr0 = 0x00101122; | |
96 | cpu->isar.id_aa64mmfr1 = 0; | |
97 | cpu->clidr = 0x0a200023; | |
98 | cpu->dcz_blocksize = 4; | |
99 | ||
100 | /* From B2.4 AArch64 Virtual Memory control registers */ | |
101 | cpu->reset_sctlr = 0x00c50838; | |
102 | ||
103 | /* From B2.10 AArch64 performance monitor registers */ | |
104 | cpu->isar.reset_pmcr_el0 = 0x410a3000; | |
105 | ||
106 | /* From B2.29 Cache ID registers */ | |
107 | cpu->ccsidr[0] = 0x700fe01a; /* 32KB L1 dcache */ | |
108 | cpu->ccsidr[1] = 0x201fe00a; /* 32KB L1 icache */ | |
109 | cpu->ccsidr[2] = 0x703fe03a; /* 512KB L2 cache */ | |
110 | ||
111 | /* From B3.5 VGIC Type register */ | |
112 | cpu->gic_num_lrs = 4; | |
113 | cpu->gic_vpribits = 5; | |
114 | cpu->gic_vprebits = 5; | |
115 | cpu->gic_pribits = 5; | |
116 | ||
117 | /* From C6.4 Debug ID Register */ | |
118 | cpu->isar.dbgdidr = 0x3516d000; | |
119 | /* From C6.5 Debug Device ID Register */ | |
120 | cpu->isar.dbgdevid = 0x00110f13; | |
121 | /* From C6.6 Debug Device ID Register 1 */ | |
122 | cpu->isar.dbgdevid1 = 0x2; | |
123 | ||
124 | /* From Cortex-A35 SIMD and Floating-point Support r1p0 */ | |
125 | /* From 3.2 AArch32 register summary */ | |
126 | cpu->reset_fpsid = 0x41034043; | |
127 | ||
128 | /* From 2.2 AArch64 register summary */ | |
129 | cpu->isar.mvfr0 = 0x10110222; | |
130 | cpu->isar.mvfr1 = 0x12111111; | |
131 | cpu->isar.mvfr2 = 0x00000043; | |
132 | ||
133 | /* These values are the same with A53/A57/A72. */ | |
134 | define_cortex_a72_a57_a53_cp_reginfo(cpu); | |
135 | } | |
136 | ||
137 | static void cpu_max_get_sve_max_vq(Object *obj, Visitor *v, const char *name, | |
138 | void *opaque, Error **errp) | |
139 | { | |
140 | ARMCPU *cpu = ARM_CPU(obj); | |
141 | uint32_t value; | |
142 | ||
143 | /* All vector lengths are disabled when SVE is off. */ | |
144 | if (!cpu_isar_feature(aa64_sve, cpu)) { | |
145 | value = 0; | |
146 | } else { | |
147 | value = cpu->sve_max_vq; | |
148 | } | |
149 | visit_type_uint32(v, name, &value, errp); | |
150 | } | |
151 | ||
152 | static void cpu_max_set_sve_max_vq(Object *obj, Visitor *v, const char *name, | |
153 | void *opaque, Error **errp) | |
154 | { | |
155 | ARMCPU *cpu = ARM_CPU(obj); | |
156 | uint32_t max_vq; | |
157 | ||
158 | if (!visit_type_uint32(v, name, &max_vq, errp)) { | |
159 | return; | |
160 | } | |
161 | ||
162 | if (max_vq == 0 || max_vq > ARM_MAX_VQ) { | |
163 | error_setg(errp, "unsupported SVE vector length"); | |
164 | error_append_hint(errp, "Valid sve-max-vq in range [1-%d]\n", | |
165 | ARM_MAX_VQ); | |
166 | return; | |
167 | } | |
168 | ||
169 | cpu->sve_max_vq = max_vq; | |
170 | } | |
171 | ||
a834d547 RH |
172 | static bool cpu_arm_get_rme(Object *obj, Error **errp) |
173 | { | |
174 | ARMCPU *cpu = ARM_CPU(obj); | |
175 | return cpu_isar_feature(aa64_rme, cpu); | |
176 | } | |
177 | ||
178 | static void cpu_arm_set_rme(Object *obj, bool value, Error **errp) | |
179 | { | |
180 | ARMCPU *cpu = ARM_CPU(obj); | |
181 | uint64_t t; | |
182 | ||
183 | t = cpu->isar.id_aa64pfr0; | |
184 | t = FIELD_DP64(t, ID_AA64PFR0, RME, value); | |
185 | cpu->isar.id_aa64pfr0 = t; | |
186 | } | |
187 | ||
188 | static void cpu_max_set_l0gptsz(Object *obj, Visitor *v, const char *name, | |
189 | void *opaque, Error **errp) | |
190 | { | |
191 | ARMCPU *cpu = ARM_CPU(obj); | |
192 | uint32_t value; | |
193 | ||
194 | if (!visit_type_uint32(v, name, &value, errp)) { | |
195 | return; | |
196 | } | |
197 | ||
198 | /* Encode the value for the GPCCR_EL3 field. */ | |
199 | switch (value) { | |
200 | case 30: | |
201 | case 34: | |
202 | case 36: | |
203 | case 39: | |
204 | cpu->reset_l0gptsz = value - 30; | |
205 | break; | |
206 | default: | |
207 | error_setg(errp, "invalid value for l0gptsz"); | |
208 | error_append_hint(errp, "valid values are 30, 34, 36, 39\n"); | |
209 | break; | |
210 | } | |
211 | } | |
212 | ||
213 | static void cpu_max_get_l0gptsz(Object *obj, Visitor *v, const char *name, | |
214 | void *opaque, Error **errp) | |
215 | { | |
216 | ARMCPU *cpu = ARM_CPU(obj); | |
217 | uint32_t value = cpu->reset_l0gptsz + 30; | |
218 | ||
219 | visit_type_uint32(v, name, &value, errp); | |
220 | } | |
221 | ||
39920a04 FR |
222 | static Property arm_cpu_lpa2_property = |
223 | DEFINE_PROP_BOOL("lpa2", ARMCPU, prop_lpa2, true); | |
224 | ||
225 | static void aarch64_a55_initfn(Object *obj) | |
226 | { | |
227 | ARMCPU *cpu = ARM_CPU(obj); | |
228 | ||
229 | cpu->dtb_compatible = "arm,cortex-a55"; | |
230 | set_feature(&cpu->env, ARM_FEATURE_V8); | |
231 | set_feature(&cpu->env, ARM_FEATURE_NEON); | |
232 | set_feature(&cpu->env, ARM_FEATURE_GENERIC_TIMER); | |
233 | set_feature(&cpu->env, ARM_FEATURE_AARCH64); | |
234 | set_feature(&cpu->env, ARM_FEATURE_CBAR_RO); | |
235 | set_feature(&cpu->env, ARM_FEATURE_EL2); | |
236 | set_feature(&cpu->env, ARM_FEATURE_EL3); | |
237 | set_feature(&cpu->env, ARM_FEATURE_PMU); | |
238 | ||
239 | /* Ordered by B2.4 AArch64 registers by functional group */ | |
240 | cpu->clidr = 0x82000023; | |
241 | cpu->ctr = 0x84448004; /* L1Ip = VIPT */ | |
242 | cpu->dcz_blocksize = 4; /* 64 bytes */ | |
243 | cpu->isar.id_aa64dfr0 = 0x0000000010305408ull; | |
244 | cpu->isar.id_aa64isar0 = 0x0000100010211120ull; | |
245 | cpu->isar.id_aa64isar1 = 0x0000000000100001ull; | |
246 | cpu->isar.id_aa64mmfr0 = 0x0000000000101122ull; | |
247 | cpu->isar.id_aa64mmfr1 = 0x0000000010212122ull; | |
248 | cpu->isar.id_aa64mmfr2 = 0x0000000000001011ull; | |
249 | cpu->isar.id_aa64pfr0 = 0x0000000010112222ull; | |
250 | cpu->isar.id_aa64pfr1 = 0x0000000000000010ull; | |
251 | cpu->id_afr0 = 0x00000000; | |
252 | cpu->isar.id_dfr0 = 0x04010088; | |
253 | cpu->isar.id_isar0 = 0x02101110; | |
254 | cpu->isar.id_isar1 = 0x13112111; | |
255 | cpu->isar.id_isar2 = 0x21232042; | |
256 | cpu->isar.id_isar3 = 0x01112131; | |
257 | cpu->isar.id_isar4 = 0x00011142; | |
258 | cpu->isar.id_isar5 = 0x01011121; | |
259 | cpu->isar.id_isar6 = 0x00000010; | |
260 | cpu->isar.id_mmfr0 = 0x10201105; | |
261 | cpu->isar.id_mmfr1 = 0x40000000; | |
262 | cpu->isar.id_mmfr2 = 0x01260000; | |
263 | cpu->isar.id_mmfr3 = 0x02122211; | |
264 | cpu->isar.id_mmfr4 = 0x00021110; | |
265 | cpu->isar.id_pfr0 = 0x10010131; | |
266 | cpu->isar.id_pfr1 = 0x00011011; | |
267 | cpu->isar.id_pfr2 = 0x00000011; | |
268 | cpu->midr = 0x412FD050; /* r2p0 */ | |
269 | cpu->revidr = 0; | |
270 | ||
271 | /* From B2.23 CCSIDR_EL1 */ | |
272 | cpu->ccsidr[0] = 0x700fe01a; /* 32KB L1 dcache */ | |
273 | cpu->ccsidr[1] = 0x200fe01a; /* 32KB L1 icache */ | |
274 | cpu->ccsidr[2] = 0x703fe07a; /* 512KB L2 cache */ | |
275 | ||
276 | /* From B2.96 SCTLR_EL3 */ | |
277 | cpu->reset_sctlr = 0x30c50838; | |
278 | ||
279 | /* From B4.45 ICH_VTR_EL2 */ | |
280 | cpu->gic_num_lrs = 4; | |
281 | cpu->gic_vpribits = 5; | |
282 | cpu->gic_vprebits = 5; | |
283 | cpu->gic_pribits = 5; | |
284 | ||
285 | cpu->isar.mvfr0 = 0x10110222; | |
286 | cpu->isar.mvfr1 = 0x13211111; | |
287 | cpu->isar.mvfr2 = 0x00000043; | |
288 | ||
289 | /* From D5.4 AArch64 PMU register summary */ | |
290 | cpu->isar.reset_pmcr_el0 = 0x410b3000; | |
291 | } | |
292 | ||
293 | static void aarch64_a72_initfn(Object *obj) | |
294 | { | |
295 | ARMCPU *cpu = ARM_CPU(obj); | |
296 | ||
297 | cpu->dtb_compatible = "arm,cortex-a72"; | |
298 | set_feature(&cpu->env, ARM_FEATURE_V8); | |
299 | set_feature(&cpu->env, ARM_FEATURE_NEON); | |
300 | set_feature(&cpu->env, ARM_FEATURE_GENERIC_TIMER); | |
301 | set_feature(&cpu->env, ARM_FEATURE_AARCH64); | |
302 | set_feature(&cpu->env, ARM_FEATURE_CBAR_RO); | |
303 | set_feature(&cpu->env, ARM_FEATURE_EL2); | |
304 | set_feature(&cpu->env, ARM_FEATURE_EL3); | |
305 | set_feature(&cpu->env, ARM_FEATURE_PMU); | |
306 | cpu->midr = 0x410fd083; | |
307 | cpu->revidr = 0x00000000; | |
308 | cpu->reset_fpsid = 0x41034080; | |
309 | cpu->isar.mvfr0 = 0x10110222; | |
310 | cpu->isar.mvfr1 = 0x12111111; | |
311 | cpu->isar.mvfr2 = 0x00000043; | |
312 | cpu->ctr = 0x8444c004; | |
313 | cpu->reset_sctlr = 0x00c50838; | |
314 | cpu->isar.id_pfr0 = 0x00000131; | |
315 | cpu->isar.id_pfr1 = 0x00011011; | |
316 | cpu->isar.id_dfr0 = 0x03010066; | |
317 | cpu->id_afr0 = 0x00000000; | |
318 | cpu->isar.id_mmfr0 = 0x10201105; | |
319 | cpu->isar.id_mmfr1 = 0x40000000; | |
320 | cpu->isar.id_mmfr2 = 0x01260000; | |
321 | cpu->isar.id_mmfr3 = 0x02102211; | |
322 | cpu->isar.id_isar0 = 0x02101110; | |
323 | cpu->isar.id_isar1 = 0x13112111; | |
324 | cpu->isar.id_isar2 = 0x21232042; | |
325 | cpu->isar.id_isar3 = 0x01112131; | |
326 | cpu->isar.id_isar4 = 0x00011142; | |
327 | cpu->isar.id_isar5 = 0x00011121; | |
328 | cpu->isar.id_aa64pfr0 = 0x00002222; | |
329 | cpu->isar.id_aa64dfr0 = 0x10305106; | |
330 | cpu->isar.id_aa64isar0 = 0x00011120; | |
331 | cpu->isar.id_aa64mmfr0 = 0x00001124; | |
332 | cpu->isar.dbgdidr = 0x3516d000; | |
333 | cpu->isar.dbgdevid = 0x01110f13; | |
334 | cpu->isar.dbgdevid1 = 0x2; | |
335 | cpu->isar.reset_pmcr_el0 = 0x41023000; | |
336 | cpu->clidr = 0x0a200023; | |
337 | cpu->ccsidr[0] = 0x701fe00a; /* 32KB L1 dcache */ | |
338 | cpu->ccsidr[1] = 0x201fe012; /* 48KB L1 icache */ | |
339 | cpu->ccsidr[2] = 0x707fe07a; /* 1MB L2 cache */ | |
340 | cpu->dcz_blocksize = 4; /* 64 bytes */ | |
341 | cpu->gic_num_lrs = 4; | |
342 | cpu->gic_vpribits = 5; | |
343 | cpu->gic_vprebits = 5; | |
344 | cpu->gic_pribits = 5; | |
345 | define_cortex_a72_a57_a53_cp_reginfo(cpu); | |
346 | } | |
347 | ||
348 | static void aarch64_a76_initfn(Object *obj) | |
349 | { | |
350 | ARMCPU *cpu = ARM_CPU(obj); | |
351 | ||
352 | cpu->dtb_compatible = "arm,cortex-a76"; | |
353 | set_feature(&cpu->env, ARM_FEATURE_V8); | |
354 | set_feature(&cpu->env, ARM_FEATURE_NEON); | |
355 | set_feature(&cpu->env, ARM_FEATURE_GENERIC_TIMER); | |
356 | set_feature(&cpu->env, ARM_FEATURE_AARCH64); | |
357 | set_feature(&cpu->env, ARM_FEATURE_CBAR_RO); | |
358 | set_feature(&cpu->env, ARM_FEATURE_EL2); | |
359 | set_feature(&cpu->env, ARM_FEATURE_EL3); | |
360 | set_feature(&cpu->env, ARM_FEATURE_PMU); | |
361 | ||
362 | /* Ordered by B2.4 AArch64 registers by functional group */ | |
363 | cpu->clidr = 0x82000023; | |
364 | cpu->ctr = 0x8444C004; | |
365 | cpu->dcz_blocksize = 4; | |
366 | cpu->isar.id_aa64dfr0 = 0x0000000010305408ull; | |
367 | cpu->isar.id_aa64isar0 = 0x0000100010211120ull; | |
368 | cpu->isar.id_aa64isar1 = 0x0000000000100001ull; | |
369 | cpu->isar.id_aa64mmfr0 = 0x0000000000101122ull; | |
370 | cpu->isar.id_aa64mmfr1 = 0x0000000010212122ull; | |
371 | cpu->isar.id_aa64mmfr2 = 0x0000000000001011ull; | |
372 | cpu->isar.id_aa64pfr0 = 0x1100000010111112ull; /* GIC filled in later */ | |
373 | cpu->isar.id_aa64pfr1 = 0x0000000000000010ull; | |
374 | cpu->id_afr0 = 0x00000000; | |
375 | cpu->isar.id_dfr0 = 0x04010088; | |
376 | cpu->isar.id_isar0 = 0x02101110; | |
377 | cpu->isar.id_isar1 = 0x13112111; | |
378 | cpu->isar.id_isar2 = 0x21232042; | |
379 | cpu->isar.id_isar3 = 0x01112131; | |
380 | cpu->isar.id_isar4 = 0x00010142; | |
381 | cpu->isar.id_isar5 = 0x01011121; | |
382 | cpu->isar.id_isar6 = 0x00000010; | |
383 | cpu->isar.id_mmfr0 = 0x10201105; | |
384 | cpu->isar.id_mmfr1 = 0x40000000; | |
385 | cpu->isar.id_mmfr2 = 0x01260000; | |
386 | cpu->isar.id_mmfr3 = 0x02122211; | |
387 | cpu->isar.id_mmfr4 = 0x00021110; | |
388 | cpu->isar.id_pfr0 = 0x10010131; | |
389 | cpu->isar.id_pfr1 = 0x00010000; /* GIC filled in later */ | |
390 | cpu->isar.id_pfr2 = 0x00000011; | |
391 | cpu->midr = 0x414fd0b1; /* r4p1 */ | |
392 | cpu->revidr = 0; | |
393 | ||
394 | /* From B2.18 CCSIDR_EL1 */ | |
395 | cpu->ccsidr[0] = 0x701fe01a; /* 64KB L1 dcache */ | |
396 | cpu->ccsidr[1] = 0x201fe01a; /* 64KB L1 icache */ | |
397 | cpu->ccsidr[2] = 0x707fe03a; /* 512KB L2 cache */ | |
398 | ||
399 | /* From B2.93 SCTLR_EL3 */ | |
400 | cpu->reset_sctlr = 0x30c50838; | |
401 | ||
402 | /* From B4.23 ICH_VTR_EL2 */ | |
403 | cpu->gic_num_lrs = 4; | |
404 | cpu->gic_vpribits = 5; | |
405 | cpu->gic_vprebits = 5; | |
406 | cpu->gic_pribits = 5; | |
407 | ||
408 | /* From B5.1 AdvSIMD AArch64 register summary */ | |
409 | cpu->isar.mvfr0 = 0x10110222; | |
410 | cpu->isar.mvfr1 = 0x13211111; | |
411 | cpu->isar.mvfr2 = 0x00000043; | |
412 | ||
413 | /* From D5.1 AArch64 PMU register summary */ | |
414 | cpu->isar.reset_pmcr_el0 = 0x410b3000; | |
415 | } | |
416 | ||
417 | static void aarch64_a64fx_initfn(Object *obj) | |
418 | { | |
419 | ARMCPU *cpu = ARM_CPU(obj); | |
420 | ||
421 | cpu->dtb_compatible = "arm,a64fx"; | |
422 | set_feature(&cpu->env, ARM_FEATURE_V8); | |
423 | set_feature(&cpu->env, ARM_FEATURE_NEON); | |
424 | set_feature(&cpu->env, ARM_FEATURE_GENERIC_TIMER); | |
425 | set_feature(&cpu->env, ARM_FEATURE_AARCH64); | |
426 | set_feature(&cpu->env, ARM_FEATURE_EL2); | |
427 | set_feature(&cpu->env, ARM_FEATURE_EL3); | |
428 | set_feature(&cpu->env, ARM_FEATURE_PMU); | |
429 | cpu->midr = 0x461f0010; | |
430 | cpu->revidr = 0x00000000; | |
431 | cpu->ctr = 0x86668006; | |
432 | cpu->reset_sctlr = 0x30000180; | |
433 | cpu->isar.id_aa64pfr0 = 0x0000000101111111; /* No RAS Extensions */ | |
434 | cpu->isar.id_aa64pfr1 = 0x0000000000000000; | |
435 | cpu->isar.id_aa64dfr0 = 0x0000000010305408; | |
436 | cpu->isar.id_aa64dfr1 = 0x0000000000000000; | |
437 | cpu->id_aa64afr0 = 0x0000000000000000; | |
438 | cpu->id_aa64afr1 = 0x0000000000000000; | |
439 | cpu->isar.id_aa64mmfr0 = 0x0000000000001122; | |
440 | cpu->isar.id_aa64mmfr1 = 0x0000000011212100; | |
441 | cpu->isar.id_aa64mmfr2 = 0x0000000000001011; | |
442 | cpu->isar.id_aa64isar0 = 0x0000000010211120; | |
443 | cpu->isar.id_aa64isar1 = 0x0000000000010001; | |
444 | cpu->isar.id_aa64zfr0 = 0x0000000000000000; | |
445 | cpu->clidr = 0x0000000080000023; | |
446 | cpu->ccsidr[0] = 0x7007e01c; /* 64KB L1 dcache */ | |
447 | cpu->ccsidr[1] = 0x2007e01c; /* 64KB L1 icache */ | |
448 | cpu->ccsidr[2] = 0x70ffe07c; /* 8MB L2 cache */ | |
449 | cpu->dcz_blocksize = 6; /* 256 bytes */ | |
450 | cpu->gic_num_lrs = 4; | |
451 | cpu->gic_vpribits = 5; | |
452 | cpu->gic_vprebits = 5; | |
453 | cpu->gic_pribits = 5; | |
454 | ||
455 | /* The A64FX supports only 128, 256 and 512 bit vector lengths */ | |
456 | aarch64_add_sve_properties(obj); | |
457 | cpu->sve_vq.supported = (1 << 0) /* 128bit */ | |
458 | | (1 << 1) /* 256bit */ | |
459 | | (1 << 3); /* 512bit */ | |
460 | ||
461 | cpu->isar.reset_pmcr_el0 = 0x46014040; | |
462 | ||
463 | /* TODO: Add A64FX specific HPC extension registers */ | |
464 | } | |
465 | ||
466 | static const ARMCPRegInfo neoverse_n1_cp_reginfo[] = { | |
467 | { .name = "ATCR_EL1", .state = ARM_CP_STATE_AA64, | |
468 | .opc0 = 3, .opc1 = 0, .crn = 15, .crm = 7, .opc2 = 0, | |
469 | .access = PL1_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, | |
470 | { .name = "ATCR_EL2", .state = ARM_CP_STATE_AA64, | |
471 | .opc0 = 3, .opc1 = 4, .crn = 15, .crm = 7, .opc2 = 0, | |
472 | .access = PL2_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, | |
473 | { .name = "ATCR_EL3", .state = ARM_CP_STATE_AA64, | |
474 | .opc0 = 3, .opc1 = 6, .crn = 15, .crm = 7, .opc2 = 0, | |
475 | .access = PL3_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, | |
476 | { .name = "ATCR_EL12", .state = ARM_CP_STATE_AA64, | |
477 | .opc0 = 3, .opc1 = 5, .crn = 15, .crm = 7, .opc2 = 0, | |
478 | .access = PL2_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, | |
479 | { .name = "AVTCR_EL2", .state = ARM_CP_STATE_AA64, | |
480 | .opc0 = 3, .opc1 = 4, .crn = 15, .crm = 7, .opc2 = 1, | |
481 | .access = PL2_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, | |
482 | { .name = "CPUACTLR_EL1", .state = ARM_CP_STATE_AA64, | |
483 | .opc0 = 3, .opc1 = 0, .crn = 15, .crm = 1, .opc2 = 0, | |
484 | .access = PL1_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, | |
485 | { .name = "CPUACTLR2_EL1", .state = ARM_CP_STATE_AA64, | |
486 | .opc0 = 3, .opc1 = 0, .crn = 15, .crm = 1, .opc2 = 1, | |
487 | .access = PL1_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, | |
488 | { .name = "CPUACTLR3_EL1", .state = ARM_CP_STATE_AA64, | |
489 | .opc0 = 3, .opc1 = 0, .crn = 15, .crm = 1, .opc2 = 2, | |
490 | .access = PL1_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, | |
491 | /* | |
492 | * Report CPUCFR_EL1.SCU as 1, as we do not implement the DSU | |
493 | * (and in particular its system registers). | |
494 | */ | |
495 | { .name = "CPUCFR_EL1", .state = ARM_CP_STATE_AA64, | |
496 | .opc0 = 3, .opc1 = 0, .crn = 15, .crm = 0, .opc2 = 0, | |
497 | .access = PL1_R, .type = ARM_CP_CONST, .resetvalue = 4 }, | |
498 | { .name = "CPUECTLR_EL1", .state = ARM_CP_STATE_AA64, | |
499 | .opc0 = 3, .opc1 = 0, .crn = 15, .crm = 1, .opc2 = 4, | |
500 | .access = PL1_RW, .type = ARM_CP_CONST, .resetvalue = 0x961563010 }, | |
501 | { .name = "CPUPCR_EL3", .state = ARM_CP_STATE_AA64, | |
502 | .opc0 = 3, .opc1 = 6, .crn = 15, .crm = 8, .opc2 = 1, | |
503 | .access = PL3_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, | |
504 | { .name = "CPUPMR_EL3", .state = ARM_CP_STATE_AA64, | |
505 | .opc0 = 3, .opc1 = 6, .crn = 15, .crm = 8, .opc2 = 3, | |
506 | .access = PL3_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, | |
507 | { .name = "CPUPOR_EL3", .state = ARM_CP_STATE_AA64, | |
508 | .opc0 = 3, .opc1 = 6, .crn = 15, .crm = 8, .opc2 = 2, | |
509 | .access = PL3_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, | |
510 | { .name = "CPUPSELR_EL3", .state = ARM_CP_STATE_AA64, | |
511 | .opc0 = 3, .opc1 = 6, .crn = 15, .crm = 8, .opc2 = 0, | |
512 | .access = PL3_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, | |
513 | { .name = "CPUPWRCTLR_EL1", .state = ARM_CP_STATE_AA64, | |
514 | .opc0 = 3, .opc1 = 0, .crn = 15, .crm = 2, .opc2 = 7, | |
515 | .access = PL1_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, | |
516 | { .name = "ERXPFGCDN_EL1", .state = ARM_CP_STATE_AA64, | |
517 | .opc0 = 3, .opc1 = 0, .crn = 15, .crm = 2, .opc2 = 2, | |
518 | .access = PL1_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, | |
519 | { .name = "ERXPFGCTL_EL1", .state = ARM_CP_STATE_AA64, | |
520 | .opc0 = 3, .opc1 = 0, .crn = 15, .crm = 2, .opc2 = 1, | |
521 | .access = PL1_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, | |
522 | { .name = "ERXPFGF_EL1", .state = ARM_CP_STATE_AA64, | |
523 | .opc0 = 3, .opc1 = 0, .crn = 15, .crm = 2, .opc2 = 0, | |
524 | .access = PL1_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, | |
525 | }; | |
526 | ||
527 | static void define_neoverse_n1_cp_reginfo(ARMCPU *cpu) | |
528 | { | |
529 | define_arm_cp_regs(cpu, neoverse_n1_cp_reginfo); | |
530 | } | |
531 | ||
c74138c6 PM |
532 | static const ARMCPRegInfo neoverse_v1_cp_reginfo[] = { |
533 | { .name = "CPUECTLR2_EL1", .state = ARM_CP_STATE_AA64, | |
534 | .opc0 = 3, .opc1 = 0, .crn = 15, .crm = 1, .opc2 = 5, | |
535 | .access = PL1_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, | |
536 | { .name = "CPUPPMCR_EL3", .state = ARM_CP_STATE_AA64, | |
537 | .opc0 = 3, .opc1 = 6, .crn = 15, .crm = 2, .opc2 = 0, | |
538 | .access = PL3_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, | |
539 | { .name = "CPUPPMCR2_EL3", .state = ARM_CP_STATE_AA64, | |
540 | .opc0 = 3, .opc1 = 6, .crn = 15, .crm = 2, .opc2 = 1, | |
541 | .access = PL3_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, | |
542 | { .name = "CPUPPMCR3_EL3", .state = ARM_CP_STATE_AA64, | |
543 | .opc0 = 3, .opc1 = 6, .crn = 15, .crm = 2, .opc2 = 6, | |
544 | .access = PL3_RW, .type = ARM_CP_CONST, .resetvalue = 0 }, | |
545 | }; | |
546 | ||
547 | static void define_neoverse_v1_cp_reginfo(ARMCPU *cpu) | |
548 | { | |
549 | /* | |
550 | * The Neoverse V1 has all of the Neoverse N1's IMPDEF | |
551 | * registers and a few more of its own. | |
552 | */ | |
553 | define_arm_cp_regs(cpu, neoverse_n1_cp_reginfo); | |
554 | define_arm_cp_regs(cpu, neoverse_v1_cp_reginfo); | |
555 | } | |
556 | ||
39920a04 FR |
557 | static void aarch64_neoverse_n1_initfn(Object *obj) |
558 | { | |
559 | ARMCPU *cpu = ARM_CPU(obj); | |
560 | ||
561 | cpu->dtb_compatible = "arm,neoverse-n1"; | |
562 | set_feature(&cpu->env, ARM_FEATURE_V8); | |
563 | set_feature(&cpu->env, ARM_FEATURE_NEON); | |
564 | set_feature(&cpu->env, ARM_FEATURE_GENERIC_TIMER); | |
565 | set_feature(&cpu->env, ARM_FEATURE_AARCH64); | |
566 | set_feature(&cpu->env, ARM_FEATURE_CBAR_RO); | |
567 | set_feature(&cpu->env, ARM_FEATURE_EL2); | |
568 | set_feature(&cpu->env, ARM_FEATURE_EL3); | |
569 | set_feature(&cpu->env, ARM_FEATURE_PMU); | |
570 | ||
571 | /* Ordered by B2.4 AArch64 registers by functional group */ | |
572 | cpu->clidr = 0x82000023; | |
573 | cpu->ctr = 0x8444c004; | |
574 | cpu->dcz_blocksize = 4; | |
575 | cpu->isar.id_aa64dfr0 = 0x0000000110305408ull; | |
576 | cpu->isar.id_aa64isar0 = 0x0000100010211120ull; | |
577 | cpu->isar.id_aa64isar1 = 0x0000000000100001ull; | |
578 | cpu->isar.id_aa64mmfr0 = 0x0000000000101125ull; | |
579 | cpu->isar.id_aa64mmfr1 = 0x0000000010212122ull; | |
580 | cpu->isar.id_aa64mmfr2 = 0x0000000000001011ull; | |
581 | cpu->isar.id_aa64pfr0 = 0x1100000010111112ull; /* GIC filled in later */ | |
582 | cpu->isar.id_aa64pfr1 = 0x0000000000000020ull; | |
583 | cpu->id_afr0 = 0x00000000; | |
584 | cpu->isar.id_dfr0 = 0x04010088; | |
585 | cpu->isar.id_isar0 = 0x02101110; | |
586 | cpu->isar.id_isar1 = 0x13112111; | |
587 | cpu->isar.id_isar2 = 0x21232042; | |
588 | cpu->isar.id_isar3 = 0x01112131; | |
589 | cpu->isar.id_isar4 = 0x00010142; | |
590 | cpu->isar.id_isar5 = 0x01011121; | |
591 | cpu->isar.id_isar6 = 0x00000010; | |
592 | cpu->isar.id_mmfr0 = 0x10201105; | |
593 | cpu->isar.id_mmfr1 = 0x40000000; | |
594 | cpu->isar.id_mmfr2 = 0x01260000; | |
595 | cpu->isar.id_mmfr3 = 0x02122211; | |
596 | cpu->isar.id_mmfr4 = 0x00021110; | |
597 | cpu->isar.id_pfr0 = 0x10010131; | |
598 | cpu->isar.id_pfr1 = 0x00010000; /* GIC filled in later */ | |
599 | cpu->isar.id_pfr2 = 0x00000011; | |
600 | cpu->midr = 0x414fd0c1; /* r4p1 */ | |
601 | cpu->revidr = 0; | |
602 | ||
603 | /* From B2.23 CCSIDR_EL1 */ | |
604 | cpu->ccsidr[0] = 0x701fe01a; /* 64KB L1 dcache */ | |
605 | cpu->ccsidr[1] = 0x201fe01a; /* 64KB L1 icache */ | |
606 | cpu->ccsidr[2] = 0x70ffe03a; /* 1MB L2 cache */ | |
607 | ||
608 | /* From B2.98 SCTLR_EL3 */ | |
609 | cpu->reset_sctlr = 0x30c50838; | |
610 | ||
611 | /* From B4.23 ICH_VTR_EL2 */ | |
612 | cpu->gic_num_lrs = 4; | |
613 | cpu->gic_vpribits = 5; | |
614 | cpu->gic_vprebits = 5; | |
615 | cpu->gic_pribits = 5; | |
616 | ||
617 | /* From B5.1 AdvSIMD AArch64 register summary */ | |
618 | cpu->isar.mvfr0 = 0x10110222; | |
619 | cpu->isar.mvfr1 = 0x13211111; | |
620 | cpu->isar.mvfr2 = 0x00000043; | |
621 | ||
622 | /* From D5.1 AArch64 PMU register summary */ | |
623 | cpu->isar.reset_pmcr_el0 = 0x410c3000; | |
624 | ||
625 | define_neoverse_n1_cp_reginfo(cpu); | |
626 | } | |
627 | ||
c74138c6 PM |
628 | static void aarch64_neoverse_v1_initfn(Object *obj) |
629 | { | |
630 | ARMCPU *cpu = ARM_CPU(obj); | |
631 | ||
632 | cpu->dtb_compatible = "arm,neoverse-v1"; | |
633 | set_feature(&cpu->env, ARM_FEATURE_V8); | |
634 | set_feature(&cpu->env, ARM_FEATURE_NEON); | |
635 | set_feature(&cpu->env, ARM_FEATURE_GENERIC_TIMER); | |
636 | set_feature(&cpu->env, ARM_FEATURE_AARCH64); | |
637 | set_feature(&cpu->env, ARM_FEATURE_CBAR_RO); | |
638 | set_feature(&cpu->env, ARM_FEATURE_EL2); | |
639 | set_feature(&cpu->env, ARM_FEATURE_EL3); | |
640 | set_feature(&cpu->env, ARM_FEATURE_PMU); | |
641 | ||
642 | /* Ordered by 3.2.4 AArch64 registers by functional group */ | |
643 | cpu->clidr = 0x82000023; | |
644 | cpu->ctr = 0xb444c004; /* With DIC and IDC set */ | |
645 | cpu->dcz_blocksize = 4; | |
646 | cpu->id_aa64afr0 = 0x00000000; | |
647 | cpu->id_aa64afr1 = 0x00000000; | |
648 | cpu->isar.id_aa64dfr0 = 0x000001f210305519ull; | |
649 | cpu->isar.id_aa64dfr1 = 0x00000000; | |
650 | cpu->isar.id_aa64isar0 = 0x1011111110212120ull; /* with FEAT_RNG */ | |
651 | cpu->isar.id_aa64isar1 = 0x0111000001211032ull; | |
652 | cpu->isar.id_aa64mmfr0 = 0x0000000000101125ull; | |
653 | cpu->isar.id_aa64mmfr1 = 0x0000000010212122ull; | |
654 | cpu->isar.id_aa64mmfr2 = 0x0220011102101011ull; | |
655 | cpu->isar.id_aa64pfr0 = 0x1101110120111112ull; /* GIC filled in later */ | |
656 | cpu->isar.id_aa64pfr1 = 0x0000000000000020ull; | |
657 | cpu->id_afr0 = 0x00000000; | |
658 | cpu->isar.id_dfr0 = 0x15011099; | |
659 | cpu->isar.id_isar0 = 0x02101110; | |
660 | cpu->isar.id_isar1 = 0x13112111; | |
661 | cpu->isar.id_isar2 = 0x21232042; | |
662 | cpu->isar.id_isar3 = 0x01112131; | |
663 | cpu->isar.id_isar4 = 0x00010142; | |
664 | cpu->isar.id_isar5 = 0x11011121; | |
665 | cpu->isar.id_isar6 = 0x01100111; | |
666 | cpu->isar.id_mmfr0 = 0x10201105; | |
667 | cpu->isar.id_mmfr1 = 0x40000000; | |
668 | cpu->isar.id_mmfr2 = 0x01260000; | |
669 | cpu->isar.id_mmfr3 = 0x02122211; | |
670 | cpu->isar.id_mmfr4 = 0x01021110; | |
671 | cpu->isar.id_pfr0 = 0x21110131; | |
672 | cpu->isar.id_pfr1 = 0x00010000; /* GIC filled in later */ | |
673 | cpu->isar.id_pfr2 = 0x00000011; | |
674 | cpu->midr = 0x411FD402; /* r1p2 */ | |
675 | cpu->revidr = 0; | |
676 | ||
677 | /* | |
678 | * The Neoverse-V1 r1p2 TRM lists 32-bit format CCSIDR_EL1 values, | |
679 | * but also says it implements CCIDX, which means they should be | |
680 | * 64-bit format. So we here use values which are based on the textual | |
d8100822 | 681 | * information in chapter 2 of the TRM: |
c74138c6 | 682 | * |
d8100822 | 683 | * L1: 4-way set associative 64-byte line size, total size 64K. |
c74138c6 | 684 | * L2: 8-way set associative, 64 byte line size, either 512K or 1MB. |
c74138c6 PM |
685 | * L3: No L3 (this matches the CLIDR_EL1 value). |
686 | */ | |
d8100822 RH |
687 | cpu->ccsidr[0] = make_ccsidr64(4, 64, 64 * KiB); /* L1 dcache */ |
688 | cpu->ccsidr[1] = cpu->ccsidr[0]; /* L1 icache */ | |
689 | cpu->ccsidr[2] = make_ccsidr64(8, 64, 1 * MiB); /* L2 cache */ | |
c74138c6 PM |
690 | |
691 | /* From 3.2.115 SCTLR_EL3 */ | |
692 | cpu->reset_sctlr = 0x30c50838; | |
693 | ||
694 | /* From 3.4.8 ICC_CTLR_EL3 and 3.4.23 ICH_VTR_EL2 */ | |
695 | cpu->gic_num_lrs = 4; | |
696 | cpu->gic_vpribits = 5; | |
697 | cpu->gic_vprebits = 5; | |
698 | cpu->gic_pribits = 5; | |
699 | ||
700 | /* From 3.5.1 AdvSIMD AArch64 register summary */ | |
701 | cpu->isar.mvfr0 = 0x10110222; | |
702 | cpu->isar.mvfr1 = 0x13211111; | |
703 | cpu->isar.mvfr2 = 0x00000043; | |
704 | ||
705 | /* From 3.7.5 ID_AA64ZFR0_EL1 */ | |
706 | cpu->isar.id_aa64zfr0 = 0x0000100000100000; | |
707 | cpu->sve_vq.supported = (1 << 0) /* 128bit */ | |
708 | | (1 << 1); /* 256bit */ | |
709 | ||
710 | /* From 5.5.1 AArch64 PMU register summary */ | |
711 | cpu->isar.reset_pmcr_el0 = 0x41213000; | |
712 | ||
713 | define_neoverse_v1_cp_reginfo(cpu); | |
714 | ||
715 | aarch64_add_pauth_properties(obj); | |
716 | aarch64_add_sve_properties(obj); | |
717 | } | |
718 | ||
39920a04 FR |
719 | /* |
720 | * -cpu max: a CPU with as many features enabled as our emulation supports. | |
20cf68ef | 721 | * The version of '-cpu max' for qemu-system-arm is defined in cpu32.c; |
39920a04 FR |
722 | * this only needs to handle 64 bits. |
723 | */ | |
724 | void aarch64_max_tcg_initfn(Object *obj) | |
725 | { | |
726 | ARMCPU *cpu = ARM_CPU(obj); | |
727 | uint64_t t; | |
728 | uint32_t u; | |
729 | ||
730 | /* | |
731 | * Reset MIDR so the guest doesn't mistake our 'max' CPU type for a real | |
732 | * one and try to apply errata workarounds or use impdef features we | |
733 | * don't provide. | |
734 | * An IMPLEMENTER field of 0 means "reserved for software use"; | |
735 | * ARCHITECTURE must be 0xf indicating "v7 or later, check ID registers | |
736 | * to see which features are present"; | |
737 | * the VARIANT, PARTNUM and REVISION fields are all implementation | |
738 | * defined and we choose to define PARTNUM just in case guest | |
739 | * code needs to distinguish this QEMU CPU from other software | |
740 | * implementations, though this shouldn't be needed. | |
741 | */ | |
742 | t = FIELD_DP64(0, MIDR_EL1, IMPLEMENTER, 0); | |
743 | t = FIELD_DP64(t, MIDR_EL1, ARCHITECTURE, 0xf); | |
744 | t = FIELD_DP64(t, MIDR_EL1, PARTNUM, 'Q'); | |
745 | t = FIELD_DP64(t, MIDR_EL1, VARIANT, 0); | |
746 | t = FIELD_DP64(t, MIDR_EL1, REVISION, 0); | |
747 | cpu->midr = t; | |
748 | ||
749 | /* | |
750 | * We're going to set FEAT_S2FWB, which mandates that CLIDR_EL1.{LoUU,LoUIS} | |
751 | * are zero. | |
752 | */ | |
753 | u = cpu->clidr; | |
754 | u = FIELD_DP32(u, CLIDR_EL1, LOUIS, 0); | |
755 | u = FIELD_DP32(u, CLIDR_EL1, LOUU, 0); | |
756 | cpu->clidr = u; | |
757 | ||
758 | t = cpu->isar.id_aa64isar0; | |
759 | t = FIELD_DP64(t, ID_AA64ISAR0, AES, 2); /* FEAT_PMULL */ | |
760 | t = FIELD_DP64(t, ID_AA64ISAR0, SHA1, 1); /* FEAT_SHA1 */ | |
761 | t = FIELD_DP64(t, ID_AA64ISAR0, SHA2, 2); /* FEAT_SHA512 */ | |
762 | t = FIELD_DP64(t, ID_AA64ISAR0, CRC32, 1); | |
763 | t = FIELD_DP64(t, ID_AA64ISAR0, ATOMIC, 2); /* FEAT_LSE */ | |
764 | t = FIELD_DP64(t, ID_AA64ISAR0, RDM, 1); /* FEAT_RDM */ | |
765 | t = FIELD_DP64(t, ID_AA64ISAR0, SHA3, 1); /* FEAT_SHA3 */ | |
766 | t = FIELD_DP64(t, ID_AA64ISAR0, SM3, 1); /* FEAT_SM3 */ | |
767 | t = FIELD_DP64(t, ID_AA64ISAR0, SM4, 1); /* FEAT_SM4 */ | |
768 | t = FIELD_DP64(t, ID_AA64ISAR0, DP, 1); /* FEAT_DotProd */ | |
769 | t = FIELD_DP64(t, ID_AA64ISAR0, FHM, 1); /* FEAT_FHM */ | |
770 | t = FIELD_DP64(t, ID_AA64ISAR0, TS, 2); /* FEAT_FlagM2 */ | |
771 | t = FIELD_DP64(t, ID_AA64ISAR0, TLB, 2); /* FEAT_TLBIRANGE */ | |
772 | t = FIELD_DP64(t, ID_AA64ISAR0, RNDR, 1); /* FEAT_RNG */ | |
773 | cpu->isar.id_aa64isar0 = t; | |
774 | ||
775 | t = cpu->isar.id_aa64isar1; | |
776 | t = FIELD_DP64(t, ID_AA64ISAR1, DPB, 2); /* FEAT_DPB2 */ | |
777 | t = FIELD_DP64(t, ID_AA64ISAR1, JSCVT, 1); /* FEAT_JSCVT */ | |
778 | t = FIELD_DP64(t, ID_AA64ISAR1, FCMA, 1); /* FEAT_FCMA */ | |
779 | t = FIELD_DP64(t, ID_AA64ISAR1, LRCPC, 2); /* FEAT_LRCPC2 */ | |
780 | t = FIELD_DP64(t, ID_AA64ISAR1, FRINTTS, 1); /* FEAT_FRINTTS */ | |
781 | t = FIELD_DP64(t, ID_AA64ISAR1, SB, 1); /* FEAT_SB */ | |
782 | t = FIELD_DP64(t, ID_AA64ISAR1, SPECRES, 1); /* FEAT_SPECRES */ | |
783 | t = FIELD_DP64(t, ID_AA64ISAR1, BF16, 1); /* FEAT_BF16 */ | |
784 | t = FIELD_DP64(t, ID_AA64ISAR1, DGH, 1); /* FEAT_DGH */ | |
785 | t = FIELD_DP64(t, ID_AA64ISAR1, I8MM, 1); /* FEAT_I8MM */ | |
786 | cpu->isar.id_aa64isar1 = t; | |
787 | ||
788 | t = cpu->isar.id_aa64pfr0; | |
789 | t = FIELD_DP64(t, ID_AA64PFR0, FP, 1); /* FEAT_FP16 */ | |
790 | t = FIELD_DP64(t, ID_AA64PFR0, ADVSIMD, 1); /* FEAT_FP16 */ | |
791 | t = FIELD_DP64(t, ID_AA64PFR0, RAS, 2); /* FEAT_RASv1p1 + FEAT_DoubleFault */ | |
792 | t = FIELD_DP64(t, ID_AA64PFR0, SVE, 1); | |
793 | t = FIELD_DP64(t, ID_AA64PFR0, SEL2, 1); /* FEAT_SEL2 */ | |
794 | t = FIELD_DP64(t, ID_AA64PFR0, DIT, 1); /* FEAT_DIT */ | |
795 | t = FIELD_DP64(t, ID_AA64PFR0, CSV2, 2); /* FEAT_CSV2_2 */ | |
796 | t = FIELD_DP64(t, ID_AA64PFR0, CSV3, 1); /* FEAT_CSV3 */ | |
797 | cpu->isar.id_aa64pfr0 = t; | |
798 | ||
799 | t = cpu->isar.id_aa64pfr1; | |
800 | t = FIELD_DP64(t, ID_AA64PFR1, BT, 1); /* FEAT_BTI */ | |
801 | t = FIELD_DP64(t, ID_AA64PFR1, SSBS, 2); /* FEAT_SSBS2 */ | |
802 | /* | |
803 | * Begin with full support for MTE. This will be downgraded to MTE=0 | |
804 | * during realize if the board provides no tag memory, much like | |
805 | * we do for EL2 with the virtualization=on property. | |
806 | */ | |
807 | t = FIELD_DP64(t, ID_AA64PFR1, MTE, 3); /* FEAT_MTE3 */ | |
808 | t = FIELD_DP64(t, ID_AA64PFR1, RAS_FRAC, 0); /* FEAT_RASv1p1 + FEAT_DoubleFault */ | |
809 | t = FIELD_DP64(t, ID_AA64PFR1, SME, 1); /* FEAT_SME */ | |
810 | t = FIELD_DP64(t, ID_AA64PFR1, CSV2_FRAC, 0); /* FEAT_CSV2_2 */ | |
811 | cpu->isar.id_aa64pfr1 = t; | |
812 | ||
813 | t = cpu->isar.id_aa64mmfr0; | |
814 | t = FIELD_DP64(t, ID_AA64MMFR0, PARANGE, 6); /* FEAT_LPA: 52 bits */ | |
815 | t = FIELD_DP64(t, ID_AA64MMFR0, TGRAN16, 1); /* 16k pages supported */ | |
816 | t = FIELD_DP64(t, ID_AA64MMFR0, TGRAN16_2, 2); /* 16k stage2 supported */ | |
817 | t = FIELD_DP64(t, ID_AA64MMFR0, TGRAN64_2, 2); /* 64k stage2 supported */ | |
818 | t = FIELD_DP64(t, ID_AA64MMFR0, TGRAN4_2, 2); /* 4k stage2 supported */ | |
819 | t = FIELD_DP64(t, ID_AA64MMFR0, FGT, 1); /* FEAT_FGT */ | |
820 | cpu->isar.id_aa64mmfr0 = t; | |
821 | ||
822 | t = cpu->isar.id_aa64mmfr1; | |
823 | t = FIELD_DP64(t, ID_AA64MMFR1, HAFDBS, 2); /* FEAT_HAFDBS */ | |
824 | t = FIELD_DP64(t, ID_AA64MMFR1, VMIDBITS, 2); /* FEAT_VMID16 */ | |
825 | t = FIELD_DP64(t, ID_AA64MMFR1, VH, 1); /* FEAT_VHE */ | |
826 | t = FIELD_DP64(t, ID_AA64MMFR1, HPDS, 1); /* FEAT_HPDS */ | |
827 | t = FIELD_DP64(t, ID_AA64MMFR1, LO, 1); /* FEAT_LOR */ | |
828 | t = FIELD_DP64(t, ID_AA64MMFR1, PAN, 3); /* FEAT_PAN3 */ | |
829 | t = FIELD_DP64(t, ID_AA64MMFR1, XNX, 1); /* FEAT_XNX */ | |
830 | t = FIELD_DP64(t, ID_AA64MMFR1, ETS, 1); /* FEAT_ETS */ | |
831 | t = FIELD_DP64(t, ID_AA64MMFR1, HCX, 1); /* FEAT_HCX */ | |
832 | cpu->isar.id_aa64mmfr1 = t; | |
833 | ||
834 | t = cpu->isar.id_aa64mmfr2; | |
835 | t = FIELD_DP64(t, ID_AA64MMFR2, CNP, 1); /* FEAT_TTCNP */ | |
836 | t = FIELD_DP64(t, ID_AA64MMFR2, UAO, 1); /* FEAT_UAO */ | |
837 | t = FIELD_DP64(t, ID_AA64MMFR2, IESB, 1); /* FEAT_IESB */ | |
838 | t = FIELD_DP64(t, ID_AA64MMFR2, VARANGE, 1); /* FEAT_LVA */ | |
839 | t = FIELD_DP64(t, ID_AA64MMFR2, ST, 1); /* FEAT_TTST */ | |
59b6b42c | 840 | t = FIELD_DP64(t, ID_AA64MMFR2, AT, 1); /* FEAT_LSE2 */ |
39920a04 FR |
841 | t = FIELD_DP64(t, ID_AA64MMFR2, IDS, 1); /* FEAT_IDST */ |
842 | t = FIELD_DP64(t, ID_AA64MMFR2, FWB, 1); /* FEAT_S2FWB */ | |
843 | t = FIELD_DP64(t, ID_AA64MMFR2, TTL, 1); /* FEAT_TTL */ | |
844 | t = FIELD_DP64(t, ID_AA64MMFR2, BBM, 2); /* FEAT_BBM at level 2 */ | |
845 | t = FIELD_DP64(t, ID_AA64MMFR2, EVT, 2); /* FEAT_EVT */ | |
846 | t = FIELD_DP64(t, ID_AA64MMFR2, E0PD, 1); /* FEAT_E0PD */ | |
847 | cpu->isar.id_aa64mmfr2 = t; | |
848 | ||
849 | t = cpu->isar.id_aa64zfr0; | |
850 | t = FIELD_DP64(t, ID_AA64ZFR0, SVEVER, 1); | |
851 | t = FIELD_DP64(t, ID_AA64ZFR0, AES, 2); /* FEAT_SVE_PMULL128 */ | |
852 | t = FIELD_DP64(t, ID_AA64ZFR0, BITPERM, 1); /* FEAT_SVE_BitPerm */ | |
853 | t = FIELD_DP64(t, ID_AA64ZFR0, BFLOAT16, 1); /* FEAT_BF16 */ | |
854 | t = FIELD_DP64(t, ID_AA64ZFR0, SHA3, 1); /* FEAT_SVE_SHA3 */ | |
855 | t = FIELD_DP64(t, ID_AA64ZFR0, SM4, 1); /* FEAT_SVE_SM4 */ | |
856 | t = FIELD_DP64(t, ID_AA64ZFR0, I8MM, 1); /* FEAT_I8MM */ | |
857 | t = FIELD_DP64(t, ID_AA64ZFR0, F32MM, 1); /* FEAT_F32MM */ | |
858 | t = FIELD_DP64(t, ID_AA64ZFR0, F64MM, 1); /* FEAT_F64MM */ | |
859 | cpu->isar.id_aa64zfr0 = t; | |
860 | ||
861 | t = cpu->isar.id_aa64dfr0; | |
862 | t = FIELD_DP64(t, ID_AA64DFR0, DEBUGVER, 9); /* FEAT_Debugv8p4 */ | |
863 | t = FIELD_DP64(t, ID_AA64DFR0, PMUVER, 6); /* FEAT_PMUv3p5 */ | |
864 | cpu->isar.id_aa64dfr0 = t; | |
865 | ||
866 | t = cpu->isar.id_aa64smfr0; | |
867 | t = FIELD_DP64(t, ID_AA64SMFR0, F32F32, 1); /* FEAT_SME */ | |
868 | t = FIELD_DP64(t, ID_AA64SMFR0, B16F32, 1); /* FEAT_SME */ | |
869 | t = FIELD_DP64(t, ID_AA64SMFR0, F16F32, 1); /* FEAT_SME */ | |
870 | t = FIELD_DP64(t, ID_AA64SMFR0, I8I32, 0xf); /* FEAT_SME */ | |
871 | t = FIELD_DP64(t, ID_AA64SMFR0, F64F64, 1); /* FEAT_SME_F64F64 */ | |
872 | t = FIELD_DP64(t, ID_AA64SMFR0, I16I64, 0xf); /* FEAT_SME_I16I64 */ | |
873 | t = FIELD_DP64(t, ID_AA64SMFR0, FA64, 1); /* FEAT_SME_FA64 */ | |
874 | cpu->isar.id_aa64smfr0 = t; | |
875 | ||
876 | /* Replicate the same data to the 32-bit id registers. */ | |
877 | aa32_max_features(cpu); | |
878 | ||
879 | #ifdef CONFIG_USER_ONLY | |
880 | /* | |
881 | * For usermode -cpu max we can use a larger and more efficient DCZ | |
882 | * blocksize since we don't have to follow what the hardware does. | |
883 | */ | |
884 | cpu->ctr = 0x80038003; /* 32 byte I and D cacheline size, VIPT icache */ | |
885 | cpu->dcz_blocksize = 7; /* 512 bytes */ | |
886 | #endif | |
851ec6eb | 887 | cpu->gm_blocksize = 6; /* 256 bytes */ |
39920a04 FR |
888 | |
889 | cpu->sve_vq.supported = MAKE_64BIT_MASK(0, ARM_MAX_VQ); | |
890 | cpu->sme_vq.supported = SVE_VQ_POW2_MAP; | |
891 | ||
892 | aarch64_add_pauth_properties(obj); | |
893 | aarch64_add_sve_properties(obj); | |
894 | aarch64_add_sme_properties(obj); | |
895 | object_property_add(obj, "sve-max-vq", "uint32", cpu_max_get_sve_max_vq, | |
896 | cpu_max_set_sve_max_vq, NULL, NULL); | |
a834d547 RH |
897 | object_property_add_bool(obj, "x-rme", cpu_arm_get_rme, cpu_arm_set_rme); |
898 | object_property_add(obj, "x-l0gptsz", "uint32", cpu_max_get_l0gptsz, | |
899 | cpu_max_set_l0gptsz, NULL, NULL); | |
39920a04 FR |
900 | qdev_property_add_static(DEVICE(obj), &arm_cpu_lpa2_property); |
901 | } | |
902 | ||
903 | static const ARMCPUInfo aarch64_cpus[] = { | |
904 | { .name = "cortex-a35", .initfn = aarch64_a35_initfn }, | |
905 | { .name = "cortex-a55", .initfn = aarch64_a55_initfn }, | |
906 | { .name = "cortex-a72", .initfn = aarch64_a72_initfn }, | |
907 | { .name = "cortex-a76", .initfn = aarch64_a76_initfn }, | |
908 | { .name = "a64fx", .initfn = aarch64_a64fx_initfn }, | |
909 | { .name = "neoverse-n1", .initfn = aarch64_neoverse_n1_initfn }, | |
c74138c6 | 910 | { .name = "neoverse-v1", .initfn = aarch64_neoverse_v1_initfn }, |
39920a04 FR |
911 | }; |
912 | ||
913 | static void aarch64_cpu_register_types(void) | |
914 | { | |
915 | size_t i; | |
916 | ||
917 | for (i = 0; i < ARRAY_SIZE(aarch64_cpus); ++i) { | |
918 | aarch64_cpu_register(&aarch64_cpus[i]); | |
919 | } | |
920 | } | |
921 | ||
922 | type_init(aarch64_cpu_register_types) |