]> git.proxmox.com Git - mirror_qemu.git/blame - target/lm32/gdbstub.c
iotests: Let 245 pass on tmpfs
[mirror_qemu.git] / target / lm32 / gdbstub.c
CommitLineData
d0ff8d05
AF
1/*
2 * LM32 gdb server stub
3 *
4 * Copyright (c) 2003-2005 Fabrice Bellard
5 * Copyright (c) 2013 SUSE LINUX Products GmbH
6 *
7 * This library is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU Lesser General Public
9 * License as published by the Free Software Foundation; either
10 * version 2 of the License, or (at your option) any later version.
11 *
12 * This library is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
15 * Lesser General Public License for more details.
16 *
17 * You should have received a copy of the GNU Lesser General Public
18 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
19 */
ea99dde1 20#include "qemu/osdep.h"
5b50e790 21#include "qemu-common.h"
33c11879 22#include "cpu.h"
5b50e790 23#include "exec/gdbstub.h"
d0ff8d05
AF
24#include "hw/lm32/lm32_pic.h"
25
5b50e790 26int lm32_cpu_gdb_read_register(CPUState *cs, uint8_t *mem_buf, int n)
d0ff8d05 27{
5b50e790
AF
28 LM32CPU *cpu = LM32_CPU(cs);
29 CPULM32State *env = &cpu->env;
30
d0ff8d05 31 if (n < 32) {
986a2998 32 return gdb_get_reg32(mem_buf, env->regs[n]);
d0ff8d05
AF
33 } else {
34 switch (n) {
35 case 32:
986a2998 36 return gdb_get_reg32(mem_buf, env->pc);
d0ff8d05
AF
37 /* FIXME: put in right exception ID */
38 case 33:
986a2998 39 return gdb_get_reg32(mem_buf, 0);
d0ff8d05 40 case 34:
986a2998 41 return gdb_get_reg32(mem_buf, env->eba);
d0ff8d05 42 case 35:
986a2998 43 return gdb_get_reg32(mem_buf, env->deba);
d0ff8d05 44 case 36:
986a2998 45 return gdb_get_reg32(mem_buf, env->ie);
d0ff8d05 46 case 37:
986a2998 47 return gdb_get_reg32(mem_buf, lm32_pic_get_im(env->pic_state));
d0ff8d05 48 case 38:
986a2998 49 return gdb_get_reg32(mem_buf, lm32_pic_get_ip(env->pic_state));
d0ff8d05
AF
50 }
51 }
52 return 0;
53}
54
5b50e790 55int lm32_cpu_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)
d0ff8d05 56{
5b50e790
AF
57 LM32CPU *cpu = LM32_CPU(cs);
58 CPUClass *cc = CPU_GET_CLASS(cs);
59 CPULM32State *env = &cpu->env;
d0ff8d05
AF
60 uint32_t tmp;
61
62 if (n > cc->gdb_num_core_regs) {
63 return 0;
64 }
65
66 tmp = ldl_p(mem_buf);
67
68 if (n < 32) {
69 env->regs[n] = tmp;
70 } else {
71 switch (n) {
72 case 32:
73 env->pc = tmp;
74 break;
75 case 34:
76 env->eba = tmp;
77 break;
78 case 35:
79 env->deba = tmp;
80 break;
81 case 36:
82 env->ie = tmp;
83 break;
84 case 37:
85 lm32_pic_set_im(env->pic_state, tmp);
86 break;
87 case 38:
88 lm32_pic_set_ip(env->pic_state, tmp);
89 break;
90 }
91 }
92 return 4;
93}