]> git.proxmox.com Git - mirror_qemu.git/blame - target/moxie/cpu.h
iotests: Fix test 200 on s390x without virtio-pci
[mirror_qemu.git] / target / moxie / cpu.h
CommitLineData
525bd324
AG
1/*
2 * Moxie emulation
3 *
4 * Copyright (c) 2008, 2010, 2013 Anthony Green
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
70c9483a 9 * version 2.1 of the License, or (at your option) any later version.
525bd324
AG
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
70c9483a 16 * You should have received a copy of the GNU Lesser General Public License
525bd324
AG
17 * along with this program. If not, see <http://www.gnu.org/licenses/>.
18 */
07f5a258
MA
19
20#ifndef MOXIE_CPU_H
21#define MOXIE_CPU_H
525bd324 22
525bd324
AG
23#include "qemu-common.h"
24
25#define TARGET_LONG_BITS 32
26
27#define CPUArchState struct CPUMoxieState
28
525bd324
AG
29#define MOXIE_EX_DIV0 0
30#define MOXIE_EX_BAD 1
31#define MOXIE_EX_IRQ 2
32#define MOXIE_EX_SWI 3
33#define MOXIE_EX_MMU_MISS 4
34#define MOXIE_EX_BREAK 16
35
36#include "exec/cpu-defs.h"
525bd324
AG
37
38#define TARGET_PAGE_BITS 12 /* 4k */
39
40#define TARGET_PHYS_ADDR_SPACE_BITS 32
41#define TARGET_VIRT_ADDR_SPACE_BITS 32
42
43#define NB_MMU_MODES 1
44
45typedef struct CPUMoxieState {
46
47 uint32_t flags; /* general execution flags */
48 uint32_t gregs[16]; /* general registers */
49 uint32_t sregs[256]; /* special registers */
50 uint32_t pc; /* program counter */
51 /* Instead of saving the cc value, we save the cmp arguments
52 and compute cc on demand. */
53 uint32_t cc_a; /* reg a for condition code calculation */
54 uint32_t cc_b; /* reg b for condition code calculation */
55
56 void *irq[8];
57
1f5c00cf
AB
58 /* Fields up to this point are cleared by a CPU reset */
59 struct {} end_reset_fields;
60
525bd324
AG
61 CPU_COMMON
62
63} CPUMoxieState;
64
65#include "qom/cpu.h"
66
67#define TYPE_MOXIE_CPU "moxie-cpu"
68
69#define MOXIE_CPU_CLASS(klass) \
70 OBJECT_CLASS_CHECK(MoxieCPUClass, (klass), TYPE_MOXIE_CPU)
71#define MOXIE_CPU(obj) \
72 OBJECT_CHECK(MoxieCPU, (obj), TYPE_MOXIE_CPU)
73#define MOXIE_CPU_GET_CLASS(obj) \
74 OBJECT_GET_CLASS(MoxieCPUClass, (obj), TYPE_MOXIE_CPU)
75
76/**
77 * MoxieCPUClass:
78 * @parent_reset: The parent class' reset handler.
79 *
80 * A Moxie CPU model.
81 */
82typedef struct MoxieCPUClass {
83 /*< private >*/
84 CPUClass parent_class;
85 /*< public >*/
86
87 DeviceRealize parent_realize;
88 void (*parent_reset)(CPUState *cpu);
89} MoxieCPUClass;
90
91/**
92 * MoxieCPU:
93 * @env: #CPUMoxieState
94 *
95 * A Moxie CPU.
96 */
97typedef struct MoxieCPU {
98 /*< private >*/
99 CPUState parent_obj;
100 /*< public >*/
101
102 CPUMoxieState env;
103} MoxieCPU;
104
105static inline MoxieCPU *moxie_env_get_cpu(CPUMoxieState *env)
106{
6e42be7c 107 return container_of(env, MoxieCPU, env);
525bd324
AG
108}
109
110#define ENV_GET_CPU(e) CPU(moxie_env_get_cpu(e))
111
112#define ENV_OFFSET offsetof(MoxieCPU, env)
113
53574064 114void moxie_cpu_do_interrupt(CPUState *cs);
878096ee
AF
115void moxie_cpu_dump_state(CPUState *cpu, FILE *f,
116 fprintf_function cpu_fprintf, int flags);
00b941e5 117hwaddr moxie_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
525bd324
AG
118void moxie_translate_init(void);
119int cpu_moxie_signal_handler(int host_signum, void *pinfo,
120 void *puc);
121
0255db23
IM
122#define MOXIE_CPU_TYPE_SUFFIX "-" TYPE_MOXIE_CPU
123#define MOXIE_CPU_TYPE_NAME(model) model MOXIE_CPU_TYPE_SUFFIX
0dacec87 124#define CPU_RESOLVING_TYPE TYPE_MOXIE_CPU
0255db23 125
525bd324
AG
126#define cpu_signal_handler cpu_moxie_signal_handler
127
97ed5ccd 128static inline int cpu_mmu_index(CPUMoxieState *env, bool ifetch)
525bd324
AG
129{
130 return 0;
131}
132
133#include "exec/cpu-all.h"
525bd324 134
525bd324 135static inline void cpu_get_tb_cpu_state(CPUMoxieState *env, target_ulong *pc,
89fee74a 136 target_ulong *cs_base, uint32_t *flags)
525bd324
AG
137{
138 *pc = env->pc;
139 *cs_base = 0;
140 *flags = 0;
141}
142
98670d47 143int moxie_cpu_handle_mmu_fault(CPUState *cpu, vaddr address, int size,
525bd324
AG
144 int rw, int mmu_idx);
145
07f5a258 146#endif /* MOXIE_CPU_H */