]> git.proxmox.com Git - mirror_qemu.git/blame - target/ppc/cpu.h
projects / mirror_qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
hw/ppc/spapr: Add POWER9 to pseries cpu models
[mirror_qemu.git] / target / ppc / cpu.h
CommitLineData
79aceca5 1/*
3fc6c082 2 * PowerPC emulation cpu definitions for qemu.
5fafdf24 3 *
76a66253 4 * Copyright (c) 2003-2007 Jocelyn Mayer
79aceca5
FB		 5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
8167ee88 17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
79aceca5 18 */
07f5a258
MA		 19
20#ifndef PPC_CPU_H
21#define PPC_CPU_H
79aceca5 22
9a78eead 23#include "qemu-common.h"
60caf221 24#include "qemu/int128.h"
3fc6c082 25
a4f30719
JM		 26//#define PPC_EMULATE_32BITS_HYPV
27
76a66253 28#if defined (TARGET_PPC64)
3cd7d1dd 29/* PowerPC 64 definitions */
d9d7210c 30#define TARGET_LONG_BITS 64
35cdaad6 31#define TARGET_PAGE_BITS 12
3cd7d1dd 32
52705890
RH		 33/* Note that the official physical address space bits is 62-M where M
34 is implementation dependent. I've not looked up M for the set of
35 cpus we emulate at the system level. */
36#define TARGET_PHYS_ADDR_SPACE_BITS 62
37
38/* Note that the PPC environment architecture talks about 80 bit virtual
39 addresses, with segmentation. Obviously that's not all visible to a
40 single process, which is all we're concerned with here. */
41#ifdef TARGET_ABI32
42# define TARGET_VIRT_ADDR_SPACE_BITS 32
43#else
44# define TARGET_VIRT_ADDR_SPACE_BITS 64
45#endif
46
ad3e67d0 47#define TARGET_PAGE_BITS_64K 16
81762d6d
DG		 48#define TARGET_PAGE_BITS_16M 24
49
3cd7d1dd
JM		 50#else /* defined (TARGET_PPC64) */
51/* PowerPC 32 definitions */
d9d7210c 52#define TARGET_LONG_BITS 32
3cd7d1dd
JM		 53
54#if defined(TARGET_PPCEMB)
55/* Specific definitions for PowerPC embedded */
56/* BookE have 36 bits physical address space */
3cd7d1dd
JM		 57#if defined(CONFIG_USER_ONLY)
58/* It looks like a lot of Linux programs assume page size
59 * is 4kB long. This is evil, but we have to deal with it...
60 */
35cdaad6 61#define TARGET_PAGE_BITS 12
3cd7d1dd
JM		 62#else /* defined(CONFIG_USER_ONLY) */
63/* Pages can be 1 kB small */
64#define TARGET_PAGE_BITS 10
65#endif /* defined(CONFIG_USER_ONLY) */
66#else /* defined(TARGET_PPCEMB) */
67/* "standard" PowerPC 32 definitions */
68#define TARGET_PAGE_BITS 12
69#endif /* defined(TARGET_PPCEMB) */
70
8b242eba 71#define TARGET_PHYS_ADDR_SPACE_BITS 36
52705890
RH		 72#define TARGET_VIRT_ADDR_SPACE_BITS 32
73
3cd7d1dd 74#endif /* defined (TARGET_PPC64) */
3cf1e035 75
9349b4f9 76#define CPUArchState struct CPUPPCState
c2764719 77
022c62cb 78#include "exec/cpu-defs.h"
2d34fe39 79#include "cpu-qom.h"
6b4c305c 80#include "fpu/softfloat.h"
4ecc3190 81
7f70c937 82#if defined (TARGET_PPC64)
4ecd4d16 83#define PPC_ELF_MACHINE EM_PPC64
76a66253 84#else
4ecd4d16 85#define PPC_ELF_MACHINE EM_PPC
76a66253 86#endif
9042c0e2 87
e1833e1f
JM		 88/*****************************************************************************/
89/* Exception vectors definitions */
90enum {
91 POWERPC_EXCP_NONE = -1,
92 /* The 64 first entries are used by the PowerPC embedded specification */
93 POWERPC_EXCP_CRITICAL = 0, /* Critical input */
94 POWERPC_EXCP_MCHECK = 1, /* Machine check exception */
95 POWERPC_EXCP_DSI = 2, /* Data storage exception */
96 POWERPC_EXCP_ISI = 3, /* Instruction storage exception */
97 POWERPC_EXCP_EXTERNAL = 4, /* External input */
98 POWERPC_EXCP_ALIGN = 5, /* Alignment exception */
99 POWERPC_EXCP_PROGRAM = 6, /* Program exception */
100 POWERPC_EXCP_FPU = 7, /* Floating-point unavailable exception */
101 POWERPC_EXCP_SYSCALL = 8, /* System call exception */
102 POWERPC_EXCP_APU = 9, /* Auxiliary processor unavailable */
103 POWERPC_EXCP_DECR = 10, /* Decrementer exception */
104 POWERPC_EXCP_FIT = 11, /* Fixed-interval timer interrupt */
105 POWERPC_EXCP_WDT = 12, /* Watchdog timer interrupt */
b4095fed
JM		 106 POWERPC_EXCP_DTLB = 13, /* Data TLB miss */
107 POWERPC_EXCP_ITLB = 14, /* Instruction TLB miss */
e1833e1f
JM		 108 POWERPC_EXCP_DEBUG = 15, /* Debug interrupt */
109 /* Vectors 16 to 31 are reserved */
e1833e1f
JM		 110 POWERPC_EXCP_SPEU = 32, /* SPE/embedded floating-point unavailable */
111 POWERPC_EXCP_EFPDI = 33, /* Embedded floating-point data interrupt */
112 POWERPC_EXCP_EFPRI = 34, /* Embedded floating-point round interrupt */
113 POWERPC_EXCP_EPERFM = 35, /* Embedded performance monitor interrupt */
114 POWERPC_EXCP_DOORI = 36, /* Embedded doorbell interrupt */
115 POWERPC_EXCP_DOORCI = 37, /* Embedded doorbell critical interrupt */
0ef654e3
AG		 116 POWERPC_EXCP_GDOORI = 38, /* Embedded guest doorbell interrupt */
117 POWERPC_EXCP_GDOORCI = 39, /* Embedded guest doorbell critical interrupt*/
118 POWERPC_EXCP_HYPPRIV = 41, /* Embedded hypervisor priv instruction */
119 /* Vectors 42 to 63 are reserved */
e1833e1f 120 /* Exceptions defined in the PowerPC server specification */
f03a1af5
BH		 121 /* Server doorbell variants */
122#define POWERPC_EXCP_SDOOR POWERPC_EXCP_GDOORI
123#define POWERPC_EXCP_SDOOR_HV POWERPC_EXCP_DOORI
e1833e1f 124 POWERPC_EXCP_RESET = 64, /* System reset exception */
e1833e1f
JM		 125 POWERPC_EXCP_DSEG = 65, /* Data segment exception */
126 POWERPC_EXCP_ISEG = 66, /* Instruction segment exception */
e1833e1f 127 POWERPC_EXCP_HDECR = 67, /* Hypervisor decrementer exception */
e1833e1f 128 POWERPC_EXCP_TRACE = 68, /* Trace exception */
e1833e1f
JM		 129 POWERPC_EXCP_HDSI = 69, /* Hypervisor data storage exception */
130 POWERPC_EXCP_HISI = 70, /* Hypervisor instruction storage exception */
131 POWERPC_EXCP_HDSEG = 71, /* Hypervisor data segment exception */
132 POWERPC_EXCP_HISEG = 72, /* Hypervisor instruction segment exception */
e1833e1f
JM		 133 POWERPC_EXCP_VPU = 73, /* Vector unavailable exception */
134 /* 40x specific exceptions */
135 POWERPC_EXCP_PIT = 74, /* Programmable interval timer interrupt */
136 /* 601 specific exceptions */
137 POWERPC_EXCP_IO = 75, /* IO error exception */
138 POWERPC_EXCP_RUNM = 76, /* Run mode exception */
139 /* 602 specific exceptions */
140 POWERPC_EXCP_EMUL = 77, /* Emulation trap exception */
141 /* 602/603 specific exceptions */
b4095fed 142 POWERPC_EXCP_IFTLB = 78, /* Instruction fetch TLB miss */
e1833e1f
JM		 143 POWERPC_EXCP_DLTLB = 79, /* Data load TLB miss */
144 POWERPC_EXCP_DSTLB = 80, /* Data store TLB miss */
145 /* Exceptions available on most PowerPC */
146 POWERPC_EXCP_FPA = 81, /* Floating-point assist exception */
b4095fed
JM		 147 POWERPC_EXCP_DABR = 82, /* Data address breakpoint */
148 POWERPC_EXCP_IABR = 83, /* Instruction address breakpoint */
149 POWERPC_EXCP_SMI = 84, /* System management interrupt */
150 POWERPC_EXCP_PERFM = 85, /* Embedded performance monitor interrupt */
e1833e1f 151 /* 7xx/74xx specific exceptions */
b4095fed 152 POWERPC_EXCP_THERM = 86, /* Thermal interrupt */
e1833e1f 153 /* 74xx specific exceptions */
b4095fed 154 POWERPC_EXCP_VPUA = 87, /* Vector assist exception */
e1833e1f 155 /* 970FX specific exceptions */
b4095fed
JM		 156 POWERPC_EXCP_SOFTP = 88, /* Soft patch exception */
157 POWERPC_EXCP_MAINT = 89, /* Maintenance exception */
5b46d07d 158 /* Freescale embedded cores specific exceptions */
b4095fed
JM		 159 POWERPC_EXCP_MEXTBR = 90, /* Maskable external breakpoint */
160 POWERPC_EXCP_NMEXTBR = 91, /* Non maskable external breakpoint */
161 POWERPC_EXCP_ITLBE = 92, /* Instruction TLB error */
162 POWERPC_EXCP_DTLBE = 93, /* Data TLB error */
1f29871c
TM		 163 /* VSX Unavailable (Power ISA 2.06 and later) */
164 POWERPC_EXCP_VSXU = 94, /* VSX Unavailable */
7019cb3d 165 POWERPC_EXCP_FU = 95, /* Facility Unavailable */
f03a1af5
BH		 166 /* Additional ISA 2.06 and later server exceptions */
167 POWERPC_EXCP_HV_EMU = 96, /* HV emulation assistance */
168 POWERPC_EXCP_HV_MAINT = 97, /* HMI */
169 POWERPC_EXCP_HV_FU = 98, /* Hypervisor Facility unavailable */
e1833e1f 170 /* EOL */
f03a1af5 171 POWERPC_EXCP_NB = 99,
5cbdb3a3 172 /* QEMU exceptions: used internally during code translation */
e1833e1f
JM		 173 POWERPC_EXCP_STOP = 0x200, /* stop translation */
174 POWERPC_EXCP_BRANCH = 0x201, /* branch instruction */
5cbdb3a3 175 /* QEMU exceptions: special cases we want to stop translation */
e1833e1f
JM		 176 POWERPC_EXCP_SYNC = 0x202, /* context synchronizing instruction */
177 POWERPC_EXCP_SYSCALL_USER = 0x203, /* System call in user mode only */
4425265b 178 POWERPC_EXCP_STCX = 0x204 /* Conditional stores in user mode */
e1833e1f
JM		 179};
180
e1833e1f
JM		 181/* Exceptions error codes */
182enum {
183 /* Exception subtypes for POWERPC_EXCP_ALIGN */
184 POWERPC_EXCP_ALIGN_FP = 0x01, /* FP alignment exception */
185 POWERPC_EXCP_ALIGN_LST = 0x02, /* Unaligned mult/extern load/store */
186 POWERPC_EXCP_ALIGN_LE = 0x03, /* Multiple little-endian access */
187 POWERPC_EXCP_ALIGN_PROT = 0x04, /* Access cross protection boundary */
188 POWERPC_EXCP_ALIGN_BAT = 0x05, /* Access cross a BAT/seg boundary */
189 POWERPC_EXCP_ALIGN_CACHE = 0x06, /* Impossible dcbz access */
190 /* Exception subtypes for POWERPC_EXCP_PROGRAM */
191 /* FP exceptions */
192 POWERPC_EXCP_FP = 0x10,
193 POWERPC_EXCP_FP_OX = 0x01, /* FP overflow */
194 POWERPC_EXCP_FP_UX = 0x02, /* FP underflow */
195 POWERPC_EXCP_FP_ZX = 0x03, /* FP divide by zero */
196 POWERPC_EXCP_FP_XX = 0x04, /* FP inexact */
7c58044c 197 POWERPC_EXCP_FP_VXSNAN = 0x05, /* FP invalid SNaN op */
e1833e1f
JM		 198 POWERPC_EXCP_FP_VXISI = 0x06, /* FP invalid infinite subtraction */
199 POWERPC_EXCP_FP_VXIDI = 0x07, /* FP invalid infinite divide */
200 POWERPC_EXCP_FP_VXZDZ = 0x08, /* FP invalid zero divide */
201 POWERPC_EXCP_FP_VXIMZ = 0x09, /* FP invalid infinite * zero */
202 POWERPC_EXCP_FP_VXVC = 0x0A, /* FP invalid compare */
203 POWERPC_EXCP_FP_VXSOFT = 0x0B, /* FP invalid operation */
204 POWERPC_EXCP_FP_VXSQRT = 0x0C, /* FP invalid square root */
205 POWERPC_EXCP_FP_VXCVI = 0x0D, /* FP invalid integer conversion */
206 /* Invalid instruction */
207 POWERPC_EXCP_INVAL = 0x20,
208 POWERPC_EXCP_INVAL_INVAL = 0x01, /* Invalid instruction */
209 POWERPC_EXCP_INVAL_LSWX = 0x02, /* Invalid lswx instruction */
210 POWERPC_EXCP_INVAL_SPR = 0x03, /* Invalid SPR access */
211 POWERPC_EXCP_INVAL_FP = 0x04, /* Unimplemented mandatory fp instr */
212 /* Privileged instruction */
213 POWERPC_EXCP_PRIV = 0x30,
214 POWERPC_EXCP_PRIV_OPC = 0x01, /* Privileged operation exception */
215 POWERPC_EXCP_PRIV_REG = 0x02, /* Privileged register exception */
216 /* Trap */
217 POWERPC_EXCP_TRAP = 0x40,
218};
219
a750fc0b 220#define PPC_INPUT(env) (env->bus_model)
3fc6c082 221
be147d08 222/*****************************************************************************/
c227f099 223typedef struct opc_handler_t opc_handler_t;
79aceca5 224
3fc6c082 225/*****************************************************************************/
7222b94a 226/* Types used to describe some PowerPC registers etc. */
69b058c8 227typedef struct DisasContext DisasContext;
c227f099 228typedef struct ppc_spr_t ppc_spr_t;
c227f099
AL		 229typedef union ppc_avr_t ppc_avr_t;
230typedef union ppc_tlb_t ppc_tlb_t;
1ad9f0a4 231typedef struct ppc_hash_pte64 ppc_hash_pte64_t;
76a66253 232
3fc6c082 233/* SPR access micro-ops generations callbacks */
c227f099 234struct ppc_spr_t {
69b058c8
PB		 235 void (*uea_read)(DisasContext *ctx, int gpr_num, int spr_num);
236 void (*uea_write)(DisasContext *ctx, int spr_num, int gpr_num);
76a66253 237#if !defined(CONFIG_USER_ONLY)
69b058c8
PB		 238 void (*oea_read)(DisasContext *ctx, int gpr_num, int spr_num);
239 void (*oea_write)(DisasContext *ctx, int spr_num, int gpr_num);
240 void (*hea_read)(DisasContext *ctx, int gpr_num, int spr_num);
241 void (*hea_write)(DisasContext *ctx, int spr_num, int gpr_num);
76a66253 242#endif
b55266b5 243 const char *name;
d197fdbc 244 target_ulong default_value;
d67d40ea
DG		 245#ifdef CONFIG_KVM
246 /* We (ab)use the fact that all the SPRs will have ids for the
247 * ONE_REG interface will have KVM_REG_PPC to use 0 as meaning,
248 * don't sync this */
249 uint64_t one_reg_id;
250#endif
3fc6c082
FB		 251};
252
253/* Altivec registers (128 bits) */
c227f099 254union ppc_avr_t {
0f6fbcbc 255 float32 f[4];
a9d9eb8f
JM		 256 uint8_t u8[16];
257 uint16_t u16[8];
258 uint32_t u32[4];
ab5f265d
AJ		 259 int8_t s8[16];
260 int16_t s16[8];
261 int32_t s32[4];
a9d9eb8f 262 uint64_t u64[2];
bb527533
TM		 263 int64_t s64[2];
264#ifdef CONFIG_INT128
265 __uint128_t u128;
266#endif
60caf221 267 Int128 s128;
3fc6c082 268};
9fddaa0c 269
3c7b48b7 270#if !defined(CONFIG_USER_ONLY)
3fc6c082 271/* Software TLB cache */
c227f099
AL		 272typedef struct ppc6xx_tlb_t ppc6xx_tlb_t;
273struct ppc6xx_tlb_t {
76a66253
JM		 274 target_ulong pte0;
275 target_ulong pte1;
276 target_ulong EPN;
1d0a48fb
JM		 277};
278
c227f099
AL		 279typedef struct ppcemb_tlb_t ppcemb_tlb_t;
280struct ppcemb_tlb_t {
b162d02e 281 uint64_t RPN;
1d0a48fb 282 target_ulong EPN;
76a66253 283 target_ulong PID;
c55e9aef
JM		 284 target_ulong size;
285 uint32_t prot;
286 uint32_t attr; /* Storage attributes */
1d0a48fb
JM		 287};
288
d1e256fe
AG		 289typedef struct ppcmas_tlb_t {
290 uint32_t mas8;
291 uint32_t mas1;
292 uint64_t mas2;
293 uint64_t mas7_3;
294} ppcmas_tlb_t;
295
c227f099 296union ppc_tlb_t {
1c53accc
AG		 297 ppc6xx_tlb_t *tlb6;
298 ppcemb_tlb_t *tlbe;
299 ppcmas_tlb_t *tlbm;
3fc6c082 300};
1c53accc
AG		 301
302/* possible TLB variants */
303#define TLB_NONE 0
304#define TLB_6XX 1
305#define TLB_EMB 2
306#define TLB_MAS 3
3c7b48b7 307#endif
3fc6c082 308
c227f099
AL		 309typedef struct ppc_slb_t ppc_slb_t;
310struct ppc_slb_t {
81762d6d
DG		 311 uint64_t esid;
312 uint64_t vsid;
cd6a9bb6 313 const struct ppc_one_seg_page_size *sps;
8eee0af9
BS		 314};
315
d83af167 316#define MAX_SLB_ENTRIES 64
81762d6d
DG		 317#define SEGMENT_SHIFT_256M 28
318#define SEGMENT_MASK_256M (~((1ULL << SEGMENT_SHIFT_256M) - 1))
319
cdaee006
DG		 320#define SEGMENT_SHIFT_1T 40
321#define SEGMENT_MASK_1T (~((1ULL << SEGMENT_SHIFT_1T) - 1))
322
323
3fc6c082
FB		 324/*****************************************************************************/
325/* Machine state register bits definition */
76a66253 326#define MSR_SF 63 /* Sixty-four-bit mode hflags */
bd928eba 327#define MSR_TAG 62 /* Tag-active mode (POWERx ?) */
3fc6c082 328#define MSR_ISF 61 /* Sixty-four-bit interrupt mode on 630 */
a4f30719 329#define MSR_SHV 60 /* hypervisor state hflags */
cdcdda27
AK		 330#define MSR_TS0 34 /* Transactional state, 2 bits (Book3s) */
331#define MSR_TS1 33
332#define MSR_TM 32 /* Transactional Memory Available (Book3s) */
363be49c
JM		 333#define MSR_CM 31 /* Computation mode for BookE hflags */
334#define MSR_ICM 30 /* Interrupt computation mode for BookE */
a4f30719 335#define MSR_THV 29 /* hypervisor state for 32 bits PowerPC hflags */
71afeb61 336#define MSR_GS 28 /* guest state for BookE */
363be49c 337#define MSR_UCLE 26 /* User-mode cache lock enable for BookE */
d26bfc9a
JM		 338#define MSR_VR 25 /* altivec available x hflags */
339#define MSR_SPE 25 /* SPE enable for BookE x hflags */
76a66253 340#define MSR_AP 23 /* Access privilege state on 602 hflags */
1f29871c 341#define MSR_VSX 23 /* Vector Scalar Extension (ISA 2.06 and later) x hflags */
76a66253 342#define MSR_SA 22 /* Supervisor access mode on 602 hflags */
3fc6c082 343#define MSR_KEY 19 /* key bit on 603e */
25ba3a68 344#define MSR_POW 18 /* Power management */
d26bfc9a
JM		 345#define MSR_TGPR 17 /* TGPR usage on 602/603 x */
346#define MSR_CE 17 /* Critical interrupt enable on embedded PowerPC x */
3fc6c082
FB		 347#define MSR_ILE 16 /* Interrupt little-endian mode */
348#define MSR_EE 15 /* External interrupt enable */
76a66253
JM		 349#define MSR_PR 14 /* Problem state hflags */
350#define MSR_FP 13 /* Floating point available hflags */
3fc6c082 351#define MSR_ME 12 /* Machine check interrupt enable */
76a66253 352#define MSR_FE0 11 /* Floating point exception mode 0 hflags */
d26bfc9a
JM		 353#define MSR_SE 10 /* Single-step trace enable x hflags */
354#define MSR_DWE 10 /* Debug wait enable on 405 x */
355#define MSR_UBLE 10 /* User BTB lock enable on e500 x */
356#define MSR_BE 9 /* Branch trace enable x hflags */
357#define MSR_DE 9 /* Debug interrupts enable on embedded PowerPC x */
76a66253 358#define MSR_FE1 8 /* Floating point exception mode 1 hflags */
3fc6c082 359#define MSR_AL 7 /* AL bit on POWER */
0411a972 360#define MSR_EP 6 /* Exception prefix on 601 */
3fc6c082 361#define MSR_IR 5 /* Instruction relocate */
3fc6c082 362#define MSR_DR 4 /* Data relocate */
9fb04491
BH		 363#define MSR_IS 5 /* Instruction address space (BookE) */
364#define MSR_DS 4 /* Data address space (BookE) */
25ba3a68 365#define MSR_PE 3 /* Protection enable on 403 */
d26bfc9a
JM		 366#define MSR_PX 2 /* Protection exclusive on 403 x */
367#define MSR_PMM 2 /* Performance monitor mark on POWER x */
368#define MSR_RI 1 /* Recoverable interrupt 1 */
369#define MSR_LE 0 /* Little-endian mode 1 hflags */
0411a972 370
1488270e
BH		 371/* LPCR bits */
372#define LPCR_VPM0 (1ull << (63 - 0))
373#define LPCR_VPM1 (1ull << (63 - 1))
374#define LPCR_ISL (1ull << (63 - 2))
375#define LPCR_KBV (1ull << (63 - 3))
88536935 376#define LPCR_DPFD_SHIFT (63 - 11)
7659ca1a 377#define LPCR_DPFD (0x7ull << LPCR_DPFD_SHIFT)
88536935
BH		 378#define LPCR_VRMASD_SHIFT (63 - 16)
379#define LPCR_VRMASD (0x1full << LPCR_VRMASD_SHIFT)
18aa49ec
SJS		 380/* P9: Power-saving mode Exit Cause Enable (Upper Section) Mask */
381#define LPCR_PECE_U_SHIFT (63 - 19)
382#define LPCR_PECE_U_MASK (0x7ull << LPCR_PECE_U_SHIFT)
383#define LPCR_HVEE (1ull << (63 - 17)) /* Hypervisor Virt Exit Enable */
88536935
BH		 384#define LPCR_RMLS_SHIFT (63 - 37)
385#define LPCR_RMLS (0xfull << LPCR_RMLS_SHIFT)
1488270e 386#define LPCR_ILE (1ull << (63 - 38))
1488270e
BH		 387#define LPCR_AIL_SHIFT (63 - 40) /* Alternate interrupt location */
388#define LPCR_AIL (3ull << LPCR_AIL_SHIFT)
18aa49ec
SJS		 389#define LPCR_UPRT (1ull << (63 - 41)) /* Use Process Table */
390#define LPCR_EVIRT (1ull << (63 - 42)) /* Enhanced Virtualisation */
88536935 391#define LPCR_ONL (1ull << (63 - 45))
18aa49ec 392#define LPCR_LD (1ull << (63 - 46)) /* Large Decrementer */
7778a575
BH		 393#define LPCR_P7_PECE0 (1ull << (63 - 49))
394#define LPCR_P7_PECE1 (1ull << (63 - 50))
395#define LPCR_P7_PECE2 (1ull << (63 - 51))
396#define LPCR_P8_PECE0 (1ull << (63 - 47))
397#define LPCR_P8_PECE1 (1ull << (63 - 48))
398#define LPCR_P8_PECE2 (1ull << (63 - 49))
399#define LPCR_P8_PECE3 (1ull << (63 - 50))
400#define LPCR_P8_PECE4 (1ull << (63 - 51))
18aa49ec
SJS		 401/* P9: Power-saving mode Exit Cause Enable (Lower Section) Mask */
402#define LPCR_PECE_L_SHIFT (63 - 51)
403#define LPCR_PECE_L_MASK (0x1full << LPCR_PECE_L_SHIFT)
404#define LPCR_PDEE (1ull << (63 - 47)) /* Privileged Doorbell Exit EN */
405#define LPCR_HDEE (1ull << (63 - 48)) /* Hyperv Doorbell Exit Enable */
406#define LPCR_EEE (1ull << (63 - 49)) /* External Exit Enable */
407#define LPCR_DEE (1ull << (63 - 50)) /* Decrementer Exit Enable */
408#define LPCR_OEE (1ull << (63 - 51)) /* Other Exit Enable */
88536935 409#define LPCR_MER (1ull << (63 - 52))
18aa49ec 410#define LPCR_GTSE (1ull << (63 - 53)) /* Guest Translation Shootdown */
88536935 411#define LPCR_TC (1ull << (63 - 54))
18aa49ec 412#define LPCR_HEIC (1ull << (63 - 59)) /* HV Extern Interrupt Control */
88536935
BH		 413#define LPCR_LPES0 (1ull << (63 - 60))
414#define LPCR_LPES1 (1ull << (63 - 61))
415#define LPCR_RMI (1ull << (63 - 62))
18aa49ec 416#define LPCR_HVICE (1ull << (63 - 62)) /* HV Virtualisation Int Enable */
88536935 417#define LPCR_HDICE (1ull << (63 - 63))
1e0c7e55 418
0411a972
JM		 419#define msr_sf ((env->msr >> MSR_SF) & 1)
420#define msr_isf ((env->msr >> MSR_ISF) & 1)
a4f30719 421#define msr_shv ((env->msr >> MSR_SHV) & 1)
0411a972
JM		 422#define msr_cm ((env->msr >> MSR_CM) & 1)
423#define msr_icm ((env->msr >> MSR_ICM) & 1)
a4f30719 424#define msr_thv ((env->msr >> MSR_THV) & 1)
71afeb61 425#define msr_gs ((env->msr >> MSR_GS) & 1)
0411a972
JM		 426#define msr_ucle ((env->msr >> MSR_UCLE) & 1)
427#define msr_vr ((env->msr >> MSR_VR) & 1)
f9320410 428#define msr_spe ((env->msr >> MSR_SPE) & 1)
0411a972 429#define msr_ap ((env->msr >> MSR_AP) & 1)
1f29871c 430#define msr_vsx ((env->msr >> MSR_VSX) & 1)
0411a972
JM		 431#define msr_sa ((env->msr >> MSR_SA) & 1)
432#define msr_key ((env->msr >> MSR_KEY) & 1)
433#define msr_pow ((env->msr >> MSR_POW) & 1)
434#define msr_tgpr ((env->msr >> MSR_TGPR) & 1)
435#define msr_ce ((env->msr >> MSR_CE) & 1)
436#define msr_ile ((env->msr >> MSR_ILE) & 1)
437#define msr_ee ((env->msr >> MSR_EE) & 1)
438#define msr_pr ((env->msr >> MSR_PR) & 1)
439#define msr_fp ((env->msr >> MSR_FP) & 1)
440#define msr_me ((env->msr >> MSR_ME) & 1)
441#define msr_fe0 ((env->msr >> MSR_FE0) & 1)
442#define msr_se ((env->msr >> MSR_SE) & 1)
443#define msr_dwe ((env->msr >> MSR_DWE) & 1)
444#define msr_uble ((env->msr >> MSR_UBLE) & 1)
445#define msr_be ((env->msr >> MSR_BE) & 1)
446#define msr_de ((env->msr >> MSR_DE) & 1)
447#define msr_fe1 ((env->msr >> MSR_FE1) & 1)
448#define msr_al ((env->msr >> MSR_AL) & 1)
449#define msr_ep ((env->msr >> MSR_EP) & 1)
450#define msr_ir ((env->msr >> MSR_IR) & 1)
451#define msr_dr ((env->msr >> MSR_DR) & 1)
9fb04491
BH		 452#define msr_is ((env->msr >> MSR_IS) & 1)
453#define msr_ds ((env->msr >> MSR_DS) & 1)
0411a972
JM		 454#define msr_pe ((env->msr >> MSR_PE) & 1)
455#define msr_px ((env->msr >> MSR_PX) & 1)
456#define msr_pmm ((env->msr >> MSR_PMM) & 1)
457#define msr_ri ((env->msr >> MSR_RI) & 1)
458#define msr_le ((env->msr >> MSR_LE) & 1)
cdcdda27
AK		 459#define msr_ts ((env->msr >> MSR_TS1) & 3)
460#define msr_tm ((env->msr >> MSR_TM) & 1)
461
a4f30719
JM		 462/* Hypervisor bit is more specific */
463#if defined(TARGET_PPC64)
464#define MSR_HVB (1ULL << MSR_SHV)
465#define msr_hv msr_shv
466#else
467#if defined(PPC_EMULATE_32BITS_HYPV)
468#define MSR_HVB (1ULL << MSR_THV)
469#define msr_hv msr_thv
a4f30719
JM		 470#else
471#define MSR_HVB (0ULL)
472#define msr_hv (0)
473#endif
474#endif
79aceca5 475
7019cb3d
AK		 476/* Facility Status and Control (FSCR) bits */
477#define FSCR_EBB (63 - 56) /* Event-Based Branch Facility */
478#define FSCR_TAR (63 - 55) /* Target Address Register */
479/* Interrupt cause mask and position in FSCR. HFSCR has the same format */
480#define FSCR_IC_MASK (0xFFULL)
481#define FSCR_IC_POS (63 - 7)
482#define FSCR_IC_DSCR_SPR3 2
483#define FSCR_IC_PMU 3
484#define FSCR_IC_BHRB 4
485#define FSCR_IC_TM 5
486#define FSCR_IC_EBB 7
487#define FSCR_IC_TAR 8
488
a586e548 489/* Exception state register bits definition */
542df9bf
AG		 490#define ESR_PIL (1 << (63 - 36)) /* Illegal Instruction */
491#define ESR_PPR (1 << (63 - 37)) /* Privileged Instruction */
492#define ESR_PTR (1 << (63 - 38)) /* Trap */
493#define ESR_FP (1 << (63 - 39)) /* Floating-Point Operation */
494#define ESR_ST (1 << (63 - 40)) /* Store Operation */
495#define ESR_AP (1 << (63 - 44)) /* Auxiliary Processor Operation */
496#define ESR_PUO (1 << (63 - 45)) /* Unimplemented Operation */
497#define ESR_BO (1 << (63 - 46)) /* Byte Ordering */
498#define ESR_PIE (1 << (63 - 47)) /* Imprecise exception */
499#define ESR_DATA (1 << (63 - 53)) /* Data Access (Embedded page table) */
500#define ESR_TLBI (1 << (63 - 54)) /* TLB Ineligible (Embedded page table) */
501#define ESR_PT (1 << (63 - 55)) /* Page Table (Embedded page table) */
502#define ESR_SPV (1 << (63 - 56)) /* SPE/VMX operation */
503#define ESR_EPID (1 << (63 - 57)) /* External Process ID operation */
504#define ESR_VLEMI (1 << (63 - 58)) /* VLE operation */
505#define ESR_MIF (1 << (63 - 62)) /* Misaligned instruction (VLE) */
a586e548 506
aac86237
TM		 507/* Transaction EXception And Summary Register bits */
508#define TEXASR_FAILURE_PERSISTENT (63 - 7)
509#define TEXASR_DISALLOWED (63 - 8)
510#define TEXASR_NESTING_OVERFLOW (63 - 9)
511#define TEXASR_FOOTPRINT_OVERFLOW (63 - 10)
512#define TEXASR_SELF_INDUCED_CONFLICT (63 - 11)
513#define TEXASR_NON_TRANSACTIONAL_CONFLICT (63 - 12)
514#define TEXASR_TRANSACTION_CONFLICT (63 - 13)
515#define TEXASR_TRANSLATION_INVALIDATION_CONFLICT (63 - 14)
516#define TEXASR_IMPLEMENTATION_SPECIFIC (63 - 15)
517#define TEXASR_INSTRUCTION_FETCH_CONFLICT (63 - 16)
518#define TEXASR_ABORT (63 - 31)
519#define TEXASR_SUSPENDED (63 - 32)
520#define TEXASR_PRIVILEGE_HV (63 - 34)
521#define TEXASR_PRIVILEGE_PR (63 - 35)
522#define TEXASR_FAILURE_SUMMARY (63 - 36)
523#define TEXASR_TFIAR_EXACT (63 - 37)
524#define TEXASR_ROT (63 - 38)
525#define TEXASR_TRANSACTION_LEVEL (63 - 52) /* 12 bits */
526
d26bfc9a 527enum {
4018bae9 528 POWERPC_FLAG_NONE = 0x00000000,
d26bfc9a 529 /* Flag for MSR bit 25 signification (VRE/SPE) */
4018bae9
JM		 530 POWERPC_FLAG_SPE = 0x00000001,
531 POWERPC_FLAG_VRE = 0x00000002,
d26bfc9a 532 /* Flag for MSR bit 17 signification (TGPR/CE) */
4018bae9
JM		 533 POWERPC_FLAG_TGPR = 0x00000004,
534 POWERPC_FLAG_CE = 0x00000008,
d26bfc9a 535 /* Flag for MSR bit 10 signification (SE/DWE/UBLE) */
4018bae9
JM		 536 POWERPC_FLAG_SE = 0x00000010,
537 POWERPC_FLAG_DWE = 0x00000020,
538 POWERPC_FLAG_UBLE = 0x00000040,
d26bfc9a 539 /* Flag for MSR bit 9 signification (BE/DE) */
4018bae9
JM		 540 POWERPC_FLAG_BE = 0x00000080,
541 POWERPC_FLAG_DE = 0x00000100,
a4f30719 542 /* Flag for MSR bit 2 signification (PX/PMM) */
4018bae9
JM		 543 POWERPC_FLAG_PX = 0x00000200,
544 POWERPC_FLAG_PMM = 0x00000400,
545 /* Flag for special features */
546 /* Decrementer clock: RTC clock (POWER, 601) or bus clock */
547 POWERPC_FLAG_RTC_CLK = 0x00010000,
548 POWERPC_FLAG_BUS_CLK = 0x00020000,
697ab892
DG		 549 /* Has CFAR */
550 POWERPC_FLAG_CFAR = 0x00040000,
74f23997
TM		 551 /* Has VSX */
552 POWERPC_FLAG_VSX = 0x00080000,
e43668a7
TM		 553 /* Has Transaction Memory (ISA 2.07) */
554 POWERPC_FLAG_TM = 0x00100000,
d26bfc9a
JM		 555};
556
7c58044c
JM		 557/*****************************************************************************/
558/* Floating point status and control register */
559#define FPSCR_FX 31 /* Floating-point exception summary */
560#define FPSCR_FEX 30 /* Floating-point enabled exception summary */
561#define FPSCR_VX 29 /* Floating-point invalid operation exception summ. */
562#define FPSCR_OX 28 /* Floating-point overflow exception */
563#define FPSCR_UX 27 /* Floating-point underflow exception */
564#define FPSCR_ZX 26 /* Floating-point zero divide exception */
565#define FPSCR_XX 25 /* Floating-point inexact exception */
566#define FPSCR_VXSNAN 24 /* Floating-point invalid operation exception (sNan) */
567#define FPSCR_VXISI 23 /* Floating-point invalid operation exception (inf) */
568#define FPSCR_VXIDI 22 /* Floating-point invalid operation exception (inf) */
569#define FPSCR_VXZDZ 21 /* Floating-point invalid operation exception (zero) */
570#define FPSCR_VXIMZ 20 /* Floating-point invalid operation exception (inf) */
571#define FPSCR_VXVC 19 /* Floating-point invalid operation exception (comp) */
572#define FPSCR_FR 18 /* Floating-point fraction rounded */
573#define FPSCR_FI 17 /* Floating-point fraction inexact */
574#define FPSCR_C 16 /* Floating-point result class descriptor */
575#define FPSCR_FL 15 /* Floating-point less than or negative */
576#define FPSCR_FG 14 /* Floating-point greater than or negative */
577#define FPSCR_FE 13 /* Floating-point equal or zero */
578#define FPSCR_FU 12 /* Floating-point unordered or NaN */
579#define FPSCR_FPCC 12 /* Floating-point condition code */
580#define FPSCR_FPRF 12 /* Floating-point result flags */
581#define FPSCR_VXSOFT 10 /* Floating-point invalid operation exception (soft) */
582#define FPSCR_VXSQRT 9 /* Floating-point invalid operation exception (sqrt) */
583#define FPSCR_VXCVI 8 /* Floating-point invalid operation exception (int) */
584#define FPSCR_VE 7 /* Floating-point invalid operation exception enable */
585#define FPSCR_OE 6 /* Floating-point overflow exception enable */
586#define FPSCR_UE 5 /* Floating-point undeflow exception enable */
587#define FPSCR_ZE 4 /* Floating-point zero divide exception enable */
588#define FPSCR_XE 3 /* Floating-point inexact exception enable */
589#define FPSCR_NI 2 /* Floating-point non-IEEE mode */
590#define FPSCR_RN1 1
591#define FPSCR_RN 0 /* Floating-point rounding control */
592#define fpscr_fex (((env->fpscr) >> FPSCR_FEX) & 0x1)
593#define fpscr_vx (((env->fpscr) >> FPSCR_VX) & 0x1)
594#define fpscr_ox (((env->fpscr) >> FPSCR_OX) & 0x1)
595#define fpscr_ux (((env->fpscr) >> FPSCR_UX) & 0x1)
596#define fpscr_zx (((env->fpscr) >> FPSCR_ZX) & 0x1)
597#define fpscr_xx (((env->fpscr) >> FPSCR_XX) & 0x1)
598#define fpscr_vxsnan (((env->fpscr) >> FPSCR_VXSNAN) & 0x1)
599#define fpscr_vxisi (((env->fpscr) >> FPSCR_VXISI) & 0x1)
600#define fpscr_vxidi (((env->fpscr) >> FPSCR_VXIDI) & 0x1)
601#define fpscr_vxzdz (((env->fpscr) >> FPSCR_VXZDZ) & 0x1)
602#define fpscr_vximz (((env->fpscr) >> FPSCR_VXIMZ) & 0x1)
603#define fpscr_vxvc (((env->fpscr) >> FPSCR_VXVC) & 0x1)
604#define fpscr_fpcc (((env->fpscr) >> FPSCR_FPCC) & 0xF)
605#define fpscr_vxsoft (((env->fpscr) >> FPSCR_VXSOFT) & 0x1)
606#define fpscr_vxsqrt (((env->fpscr) >> FPSCR_VXSQRT) & 0x1)
607#define fpscr_vxcvi (((env->fpscr) >> FPSCR_VXCVI) & 0x1)
608#define fpscr_ve (((env->fpscr) >> FPSCR_VE) & 0x1)
609#define fpscr_oe (((env->fpscr) >> FPSCR_OE) & 0x1)
610#define fpscr_ue (((env->fpscr) >> FPSCR_UE) & 0x1)
611#define fpscr_ze (((env->fpscr) >> FPSCR_ZE) & 0x1)
612#define fpscr_xe (((env->fpscr) >> FPSCR_XE) & 0x1)
613#define fpscr_ni (((env->fpscr) >> FPSCR_NI) & 0x1)
614#define fpscr_rn (((env->fpscr) >> FPSCR_RN) & 0x3)
615/* Invalid operation exception summary */
616#define fpscr_ix ((env->fpscr) & ((1 << FPSCR_VXSNAN) | (1 << FPSCR_VXISI) | \
617 (1 << FPSCR_VXIDI) | (1 << FPSCR_VXZDZ) | \
618 (1 << FPSCR_VXIMZ) | (1 << FPSCR_VXVC) | \
619 (1 << FPSCR_VXSOFT) | (1 << FPSCR_VXSQRT) | \
620 (1 << FPSCR_VXCVI)))
621/* exception summary */
622#define fpscr_ex (((env->fpscr) >> FPSCR_XX) & 0x1F)
623/* enabled exception summary */
624#define fpscr_eex (((env->fpscr) >> FPSCR_XX) & ((env->fpscr) >> FPSCR_XE) & \
625 0x1F)
626
dbdc13a1
MS		 627#define FP_FX (1ull << FPSCR_FX)
628#define FP_FEX (1ull << FPSCR_FEX)
fc03cfef 629#define FP_VX (1ull << FPSCR_VX)
dbdc13a1 630#define FP_OX (1ull << FPSCR_OX)
dbdc13a1 631#define FP_UX (1ull << FPSCR_UX)
dbdc13a1 632#define FP_ZX (1ull << FPSCR_ZX)
fc03cfef 633#define FP_XX (1ull << FPSCR_XX)
dbdc13a1
MS		 634#define FP_VXSNAN (1ull << FPSCR_VXSNAN)
635#define FP_VXISI (1ull << FPSCR_VXISI)
dbdc13a1 636#define FP_VXIDI (1ull << FPSCR_VXIDI)
fc03cfef
JC		 637#define FP_VXZDZ (1ull << FPSCR_VXZDZ)
638#define FP_VXIMZ (1ull << FPSCR_VXIMZ)
dbdc13a1 639#define FP_VXVC (1ull << FPSCR_VXVC)
fc03cfef
JC		 640#define FP_FR (1ull << FSPCR_FR)
641#define FP_FI (1ull << FPSCR_FI)
642#define FP_C (1ull << FPSCR_C)
643#define FP_FL (1ull << FPSCR_FL)
644#define FP_FG (1ull << FPSCR_FG)
645#define FP_FE (1ull << FPSCR_FE)
646#define FP_FU (1ull << FPSCR_FU)
647#define FP_FPCC (FP_FL | FP_FG | FP_FE | FP_FU)
648#define FP_FPRF (FP_C | FP_FL | FP_FG | FP_FE | FP_FU)
649#define FP_VXSOFT (1ull << FPSCR_VXSOFT)
650#define FP_VXSQRT (1ull << FPSCR_VXSQRT)
dbdc13a1
MS		 651#define FP_VXCVI (1ull << FPSCR_VXCVI)
652#define FP_VE (1ull << FPSCR_VE)
fc03cfef
JC		 653#define FP_OE (1ull << FPSCR_OE)
654#define FP_UE (1ull << FPSCR_UE)
655#define FP_ZE (1ull << FPSCR_ZE)
656#define FP_XE (1ull << FPSCR_XE)
657#define FP_NI (1ull << FPSCR_NI)
658#define FP_RN1 (1ull << FPSCR_RN1)
659#define FP_RN (1ull << FPSCR_RN)
dbdc13a1 660
d1277156
JC		 661/* the exception bits which can be cleared by mcrfs - includes FX */
662#define FP_EX_CLEAR_BITS (FP_FX | FP_OX | FP_UX | FP_ZX | \
663 FP_XX | FP_VXSNAN | FP_VXISI | FP_VXIDI | \
664 FP_VXZDZ | FP_VXIMZ | FP_VXVC | FP_VXSOFT | \
665 FP_VXSQRT | FP_VXCVI)
666
7c58044c 667/*****************************************************************************/
6fa724a3
AJ		 668/* Vector status and control register */
669#define VSCR_NJ 16 /* Vector non-java */
670#define VSCR_SAT 0 /* Vector saturation */
671#define vscr_nj (((env->vscr) >> VSCR_NJ) & 0x1)
672#define vscr_sat (((env->vscr) >> VSCR_SAT) & 0x1)
673
01662f3e
AG		 674/*****************************************************************************/
675/* BookE e500 MMU registers */
676
677#define MAS0_NV_SHIFT 0
678#define MAS0_NV_MASK (0xfff << MAS0_NV_SHIFT)
679
680#define MAS0_WQ_SHIFT 12
681#define MAS0_WQ_MASK (3 << MAS0_WQ_SHIFT)
682/* Write TLB entry regardless of reservation */
683#define MAS0_WQ_ALWAYS (0 << MAS0_WQ_SHIFT)
684/* Write TLB entry only already in use */
685#define MAS0_WQ_COND (1 << MAS0_WQ_SHIFT)
686/* Clear TLB entry */
687#define MAS0_WQ_CLR_RSRV (2 << MAS0_WQ_SHIFT)
688
689#define MAS0_HES_SHIFT 14
690#define MAS0_HES (1 << MAS0_HES_SHIFT)
691
692#define MAS0_ESEL_SHIFT 16
693#define MAS0_ESEL_MASK (0xfff << MAS0_ESEL_SHIFT)
694
695#define MAS0_TLBSEL_SHIFT 28
696#define MAS0_TLBSEL_MASK (3 << MAS0_TLBSEL_SHIFT)
697#define MAS0_TLBSEL_TLB0 (0 << MAS0_TLBSEL_SHIFT)
698#define MAS0_TLBSEL_TLB1 (1 << MAS0_TLBSEL_SHIFT)
699#define MAS0_TLBSEL_TLB2 (2 << MAS0_TLBSEL_SHIFT)
700#define MAS0_TLBSEL_TLB3 (3 << MAS0_TLBSEL_SHIFT)
701
702#define MAS0_ATSEL_SHIFT 31
703#define MAS0_ATSEL (1 << MAS0_ATSEL_SHIFT)
704#define MAS0_ATSEL_TLB 0
705#define MAS0_ATSEL_LRAT MAS0_ATSEL
706
2bd9543c
SW		 707#define MAS1_TSIZE_SHIFT 7
708#define MAS1_TSIZE_MASK (0x1f << MAS1_TSIZE_SHIFT)
01662f3e
AG		 709
710#define MAS1_TS_SHIFT 12
711#define MAS1_TS (1 << MAS1_TS_SHIFT)
712
713#define MAS1_IND_SHIFT 13
714#define MAS1_IND (1 << MAS1_IND_SHIFT)
715
716#define MAS1_TID_SHIFT 16
717#define MAS1_TID_MASK (0x3fff << MAS1_TID_SHIFT)
718
719#define MAS1_IPROT_SHIFT 30
720#define MAS1_IPROT (1 << MAS1_IPROT_SHIFT)
721
722#define MAS1_VALID_SHIFT 31
723#define MAS1_VALID 0x80000000
724
725#define MAS2_EPN_SHIFT 12
96091698 726#define MAS2_EPN_MASK (~0ULL << MAS2_EPN_SHIFT)
01662f3e
AG		 727
728#define MAS2_ACM_SHIFT 6
729#define MAS2_ACM (1 << MAS2_ACM_SHIFT)
730
731#define MAS2_VLE_SHIFT 5
732#define MAS2_VLE (1 << MAS2_VLE_SHIFT)
733
734#define MAS2_W_SHIFT 4
735#define MAS2_W (1 << MAS2_W_SHIFT)
736
737#define MAS2_I_SHIFT 3
738#define MAS2_I (1 << MAS2_I_SHIFT)
739
740#define MAS2_M_SHIFT 2
741#define MAS2_M (1 << MAS2_M_SHIFT)
742
743#define MAS2_G_SHIFT 1
744#define MAS2_G (1 << MAS2_G_SHIFT)
745
746#define MAS2_E_SHIFT 0
747#define MAS2_E (1 << MAS2_E_SHIFT)
748
749#define MAS3_RPN_SHIFT 12
750#define MAS3_RPN_MASK (0xfffff << MAS3_RPN_SHIFT)
751
752#define MAS3_U0 0x00000200
753#define MAS3_U1 0x00000100
754#define MAS3_U2 0x00000080
755#define MAS3_U3 0x00000040
756#define MAS3_UX 0x00000020
757#define MAS3_SX 0x00000010
758#define MAS3_UW 0x00000008
759#define MAS3_SW 0x00000004
760#define MAS3_UR 0x00000002
761#define MAS3_SR 0x00000001
762#define MAS3_SPSIZE_SHIFT 1
763#define MAS3_SPSIZE_MASK (0x3e << MAS3_SPSIZE_SHIFT)
764
765#define MAS4_TLBSELD_SHIFT MAS0_TLBSEL_SHIFT
766#define MAS4_TLBSELD_MASK MAS0_TLBSEL_MASK
767#define MAS4_TIDSELD_MASK 0x00030000
768#define MAS4_TIDSELD_PID0 0x00000000
769#define MAS4_TIDSELD_PID1 0x00010000
770#define MAS4_TIDSELD_PID2 0x00020000
771#define MAS4_TIDSELD_PIDZ 0x00030000
772#define MAS4_INDD 0x00008000 /* Default IND */
773#define MAS4_TSIZED_SHIFT MAS1_TSIZE_SHIFT
774#define MAS4_TSIZED_MASK MAS1_TSIZE_MASK
775#define MAS4_ACMD 0x00000040
776#define MAS4_VLED 0x00000020
777#define MAS4_WD 0x00000010
778#define MAS4_ID 0x00000008
779#define MAS4_MD 0x00000004
780#define MAS4_GD 0x00000002
781#define MAS4_ED 0x00000001
782#define MAS4_WIMGED_MASK 0x0000001f /* Default WIMGE */
783#define MAS4_WIMGED_SHIFT 0
784
785#define MAS5_SGS 0x80000000
786#define MAS5_SLPID_MASK 0x00000fff
787
788#define MAS6_SPID0 0x3fff0000
789#define MAS6_SPID1 0x00007ffe
790#define MAS6_ISIZE(x) MAS1_TSIZE(x)
791#define MAS6_SAS 0x00000001
792#define MAS6_SPID MAS6_SPID0
793#define MAS6_SIND 0x00000002 /* Indirect page */
794#define MAS6_SIND_SHIFT 1
795#define MAS6_SPID_MASK 0x3fff0000
796#define MAS6_SPID_SHIFT 16
797#define MAS6_ISIZE_MASK 0x00000f80
798#define MAS6_ISIZE_SHIFT 7
799
800#define MAS7_RPN 0xffffffff
801
802#define MAS8_TGS 0x80000000
803#define MAS8_VF 0x40000000
804#define MAS8_TLBPID 0x00000fff
805
806/* Bit definitions for MMUCFG */
807#define MMUCFG_MAVN 0x00000003 /* MMU Architecture Version Number */
808#define MMUCFG_MAVN_V1 0x00000000 /* v1.0 */
809#define MMUCFG_MAVN_V2 0x00000001 /* v2.0 */
810#define MMUCFG_NTLBS 0x0000000c /* Number of TLBs */
811#define MMUCFG_PIDSIZE 0x000007c0 /* PID Reg Size */
812#define MMUCFG_TWC 0x00008000 /* TLB Write Conditional (v2.0) */
813#define MMUCFG_LRAT 0x00010000 /* LRAT Supported (v2.0) */
814#define MMUCFG_RASIZE 0x00fe0000 /* Real Addr Size */
815#define MMUCFG_LPIDSIZE 0x0f000000 /* LPID Reg Size */
816
817/* Bit definitions for MMUCSR0 */
818#define MMUCSR0_TLB1FI 0x00000002 /* TLB1 Flash invalidate */
819#define MMUCSR0_TLB0FI 0x00000004 /* TLB0 Flash invalidate */
820#define MMUCSR0_TLB2FI 0x00000040 /* TLB2 Flash invalidate */
821#define MMUCSR0_TLB3FI 0x00000020 /* TLB3 Flash invalidate */
822#define MMUCSR0_TLBFI (MMUCSR0_TLB0FI | MMUCSR0_TLB1FI | \
823 MMUCSR0_TLB2FI | MMUCSR0_TLB3FI)
824#define MMUCSR0_TLB0PS 0x00000780 /* TLB0 Page Size */
825#define MMUCSR0_TLB1PS 0x00007800 /* TLB1 Page Size */
826#define MMUCSR0_TLB2PS 0x00078000 /* TLB2 Page Size */
827#define MMUCSR0_TLB3PS 0x00780000 /* TLB3 Page Size */
828
829/* TLBnCFG encoding */
830#define TLBnCFG_N_ENTRY 0x00000fff /* number of entries */
831#define TLBnCFG_HES 0x00002000 /* HW select supported */
832#define TLBnCFG_AVAIL 0x00004000 /* variable page size */
833#define TLBnCFG_IPROT 0x00008000 /* IPROT supported */
834#define TLBnCFG_GTWE 0x00010000 /* Guest can write */
835#define TLBnCFG_IND 0x00020000 /* IND entries supported */
836#define TLBnCFG_PT 0x00040000 /* Can load from page table */
837#define TLBnCFG_MINSIZE 0x00f00000 /* Minimum Page Size (v1.0) */
838#define TLBnCFG_MINSIZE_SHIFT 20
839#define TLBnCFG_MAXSIZE 0x000f0000 /* Maximum Page Size (v1.0) */
840#define TLBnCFG_MAXSIZE_SHIFT 16
841#define TLBnCFG_ASSOC 0xff000000 /* Associativity */
842#define TLBnCFG_ASSOC_SHIFT 24
843
844/* TLBnPS encoding */
845#define TLBnPS_4K 0x00000004
846#define TLBnPS_8K 0x00000008
847#define TLBnPS_16K 0x00000010
848#define TLBnPS_32K 0x00000020
849#define TLBnPS_64K 0x00000040
850#define TLBnPS_128K 0x00000080
851#define TLBnPS_256K 0x00000100
852#define TLBnPS_512K 0x00000200
853#define TLBnPS_1M 0x00000400
854#define TLBnPS_2M 0x00000800
855#define TLBnPS_4M 0x00001000
856#define TLBnPS_8M 0x00002000
857#define TLBnPS_16M 0x00004000
858#define TLBnPS_32M 0x00008000
859#define TLBnPS_64M 0x00010000
860#define TLBnPS_128M 0x00020000
861#define TLBnPS_256M 0x00040000
862#define TLBnPS_512M 0x00080000
863#define TLBnPS_1G 0x00100000
864#define TLBnPS_2G 0x00200000
865#define TLBnPS_4G 0x00400000
866#define TLBnPS_8G 0x00800000
867#define TLBnPS_16G 0x01000000
868#define TLBnPS_32G 0x02000000
869#define TLBnPS_64G 0x04000000
870#define TLBnPS_128G 0x08000000
871#define TLBnPS_256G 0x10000000
872
873/* tlbilx action encoding */
874#define TLBILX_T_ALL 0
875#define TLBILX_T_TID 1
876#define TLBILX_T_FULLMATCH 3
877#define TLBILX_T_CLASS0 4
878#define TLBILX_T_CLASS1 5
879#define TLBILX_T_CLASS2 6
880#define TLBILX_T_CLASS3 7
881
882/* BookE 2.06 helper defines */
883
884#define BOOKE206_FLUSH_TLB0 (1 << 0)
885#define BOOKE206_FLUSH_TLB1 (1 << 1)
886#define BOOKE206_FLUSH_TLB2 (1 << 2)
887#define BOOKE206_FLUSH_TLB3 (1 << 3)
888
889/* number of possible TLBs */
890#define BOOKE206_MAX_TLBN 4
891
58e00a24
AG		 892/*****************************************************************************/
893/* Embedded.Processor Control */
894
895#define DBELL_TYPE_SHIFT 27
896#define DBELL_TYPE_MASK (0x1f << DBELL_TYPE_SHIFT)
897#define DBELL_TYPE_DBELL (0x00 << DBELL_TYPE_SHIFT)
898#define DBELL_TYPE_DBELL_CRIT (0x01 << DBELL_TYPE_SHIFT)
899#define DBELL_TYPE_G_DBELL (0x02 << DBELL_TYPE_SHIFT)
900#define DBELL_TYPE_G_DBELL_CRIT (0x03 << DBELL_TYPE_SHIFT)
901#define DBELL_TYPE_G_DBELL_MC (0x04 << DBELL_TYPE_SHIFT)
902
903#define DBELL_BRDCAST (1 << 26)
904#define DBELL_LPIDTAG_SHIFT 14
905#define DBELL_LPIDTAG_MASK (0xfff << DBELL_LPIDTAG_SHIFT)
906#define DBELL_PIRTAG_MASK 0x3fff
907
4656e1f0
BH		 908/*****************************************************************************/
909/* Segment page size information, used by recent hash MMUs
910 * The format of this structure mirrors kvm_ppc_smmu_info
911 */
912
913#define PPC_PAGE_SIZES_MAX_SZ 8
914
915struct ppc_one_page_size {
916 uint32_t page_shift; /* Page shift (or 0) */
917 uint32_t pte_enc; /* Encoding in the HPTE (>>12) */
918};
919
920struct ppc_one_seg_page_size {
921 uint32_t page_shift; /* Base page shift of segment (or 0) */
922 uint32_t slb_enc; /* SLB encoding for BookS */
923 struct ppc_one_page_size enc[PPC_PAGE_SIZES_MAX_SZ];
924};
925
926struct ppc_segment_page_sizes {
927 struct ppc_one_seg_page_size sps[PPC_PAGE_SIZES_MAX_SZ];
928};
929
930
6fa724a3 931/*****************************************************************************/
7c58044c 932/* The whole PowerPC CPU context */
9fb04491 933#define NB_MMU_MODES 8
6ebbf390 934
54ff58bb
BR		 935#define PPC_CPU_OPCODES_LEN 0x40
936#define PPC_CPU_INDIRECT_OPCODES_LEN 0x20
b048960f 937
3fc6c082
FB		 938struct CPUPPCState {
939 /* First are the most commonly used resources
940 * during translated code execution
941 */
79aceca5 942 /* general purpose registers */
bd7d9a6d 943 target_ulong gpr[32];
3cd7d1dd 944 /* Storage for GPR MSB, used by the SPE extension */
bd7d9a6d 945 target_ulong gprh[32];
3fc6c082
FB		 946 /* LR */
947 target_ulong lr;
948 /* CTR */
949 target_ulong ctr;
950 /* condition register */
47e4661c 951 uint32_t crf[8];
697ab892
DG		 952#if defined(TARGET_PPC64)
953 /* CFAR */
954 target_ulong cfar;
955#endif
da91a00f 956 /* XER (with SO, OV, CA split out) */
3d7b417e 957 target_ulong xer;
da91a00f
RH		 958 target_ulong so;
959 target_ulong ov;
960 target_ulong ca;
dd09c361
ND		 961 target_ulong ov32;
962 target_ulong ca32;
79aceca5 963 /* Reservation address */
18b21a2f
NF		 964 target_ulong reserve_addr;
965 /* Reservation value */
966 target_ulong reserve_val;
9c294d5a 967 target_ulong reserve_val2;
4425265b
NF		 968 /* Reservation store address */
969 target_ulong reserve_ea;
970 /* Reserved store source register and size */
971 target_ulong reserve_info;
3fc6c082
FB		 972
973 /* Those ones are used in supervisor mode only */
79aceca5 974 /* machine state register */
0411a972 975 target_ulong msr;
3fc6c082 976 /* temporary general purpose registers */
bd7d9a6d 977 target_ulong tgpr[4]; /* Used to speed-up TLB assist handlers */
3fc6c082
FB		 978
979 /* Floating point execution context */
4ecc3190 980 float_status fp_status;
3fc6c082
FB		 981 /* floating point registers */
982 float64 fpr[32];
983 /* floating point status and control register */
30304420 984 target_ulong fpscr;
4ecc3190 985
cb2dbfc3
AJ		 986 /* Next instruction pointer */
987 target_ulong nip;
a316d335 988
ac9eb073
FB		 989 int access_type; /* when a memory exception occurs, the access
990 type is stored here */
a541f297 991
cb2dbfc3
AJ		 992 CPU_COMMON
993
f2e63a42
JM		 994 /* MMU context - only relevant for full system emulation */
995#if !defined(CONFIG_USER_ONLY)
996#if defined(TARGET_PPC64)
f2e63a42 997 /* PowerPC 64 SLB area */
d83af167 998 ppc_slb_t slb[MAX_SLB_ENTRIES];
a90db158 999 int32_t slb_nr;
cd0c6f47 1000 /* tcg TLB needs flush (deferred slb inval instruction typically) */
f2e63a42 1001#endif
3fc6c082 1002 /* segment registers */
74d37793 1003 target_ulong sr[32];
3fc6c082 1004 /* BATs */
a90db158 1005 uint32_t nb_BATs;
3fc6c082
FB		 1006 target_ulong DBAT[2][8];
1007 target_ulong IBAT[2][8];
01662f3e 1008 /* PowerPC TLB registers (for 4xx, e500 and 60x software driven TLBs) */
a90db158 1009 int32_t nb_tlb; /* Total number of TLB */
f2e63a42
JM		 1010 int tlb_per_way; /* Speed-up helper: used to avoid divisions at run time */
1011 int nb_ways; /* Number of ways in the TLB set */
1012 int last_way; /* Last used way used to allocate TLB in a LRU way */
1013 int id_tlbs; /* If 1, MMU has separated TLBs for instructions & data */
1014 int nb_pids; /* Number of available PID registers */
1c53accc
AG		 1015 int tlb_type; /* Type of TLB we're dealing with */
1016 ppc_tlb_t tlb; /* TLB is optional. Allocate them only if needed */
f2e63a42
JM		 1017 /* 403 dedicated access protection registers */
1018 target_ulong pb[4];
93dd5e85
SW		 1019 bool tlb_dirty; /* Set to non-zero when modifying TLB */
1020 bool kvm_sw_tlb; /* non-zero if KVM SW TLB API is active */
c5a8d8f3 1021 uint32_t tlb_need_flush; /* Delayed flush needed */
a8a6d53e 1022#define TLB_NEED_LOCAL_FLUSH 0x1
d76ab5e1 1023#define TLB_NEED_GLOBAL_FLUSH 0x2
f2e63a42 1024#endif
9fddaa0c 1025
3fc6c082
FB		 1026 /* Other registers */
1027 /* Special purpose registers */
1028 target_ulong spr[1024];
c227f099 1029 ppc_spr_t spr_cb[1024];
3fc6c082 1030 /* Altivec registers */
c227f099 1031 ppc_avr_t avr[32];
3fc6c082 1032 uint32_t vscr;
30304420
DG		 1033 /* VSX registers */
1034 uint64_t vsr[32];
d9bce9d9 1035 /* SPE registers */
2231ef10 1036 uint64_t spe_acc;
d9bce9d9 1037 uint32_t spe_fscr;
fbd265b6
AJ		 1038 /* SPE and Altivec can share a status since they will never be used
1039 * simultaneously */
1040 float_status vec_status;
3fc6c082
FB		 1041
1042 /* Internal devices resources */
9fddaa0c 1043 /* Time base and decrementer */
c227f099 1044 ppc_tb_t *tb_env;
3fc6c082 1045 /* Device control registers */
c227f099 1046 ppc_dcr_t *dcr_env;
3fc6c082 1047
d63001d1
JM		 1048 int dcache_line_size;
1049 int icache_line_size;
1050
3fc6c082
FB		 1051 /* Those resources are used during exception processing */
1052 /* CPU model definition */
a750fc0b 1053 target_ulong msr_mask;
c227f099
AL		 1054 powerpc_mmu_t mmu_model;
1055 powerpc_excp_t excp_model;
1056 powerpc_input_t bus_model;
237c0af0 1057 int bfd_mach;
3fc6c082 1058 uint32_t flags;
c29b735c 1059 uint64_t insns_flags;
a5858d7a 1060 uint64_t insns_flags2;
4656e1f0
BH		 1061#if defined(TARGET_PPC64)
1062 struct ppc_segment_page_sizes sps;
912acdf4
BH		 1063 ppc_slb_t vrma_slb;
1064 target_ulong rmls;
90da0d5a 1065 bool ci_large_pages;
4656e1f0 1066#endif
3fc6c082 1067
ed120055 1068#if defined(TARGET_PPC64) && !defined(CONFIG_USER_ONLY)
ac7d12ba
DG		 1069 uint64_t vpa_addr;
1070 uint64_t slb_shadow_addr, slb_shadow_size;
1071 uint64_t dtl_addr, dtl_size;
ed120055
DG		 1072#endif /* TARGET_PPC64 */
1073
3fc6c082 1074 int error_code;
47103572 1075 uint32_t pending_interrupts;
e9df014c 1076#if !defined(CONFIG_USER_ONLY)
4abf79a4 1077 /* This is the IRQ controller, which is implementation dependent
e9df014c
JM		 1078 * and only relevant when emulating a complete machine.
1079 */
1080 uint32_t irq_input_state;
1081 void **irq_inputs;
e1833e1f
JM		 1082 /* Exception vectors */
1083 target_ulong excp_vectors[POWERPC_EXCP_NB];
1084 target_ulong excp_prefix;
1085 target_ulong ivor_mask;
1086 target_ulong ivpr_mask;
d63001d1 1087 target_ulong hreset_vector;
68c2dd70
AG		 1088 hwaddr mpic_iack;
1089 /* true when the external proxy facility mode is enabled */
1090 bool mpic_proxy;
932ccbdd
BH		 1091 /* set when the processor has an HV mode, thus HV priv
1092 * instructions and SPRs are diallowed if MSR:HV is 0
1093 */
1094 bool has_hv_mode;
7778a575
BH		 1095 /* On P7/P8, set when in PM state, we need to handle resume
1096 * in a special way (such as routing some resume causes to
1097 * 0x100), so flag this here.
1098 */
1099 bool in_pm_state;
e9df014c 1100#endif
3fc6c082
FB		 1101
1102 /* Those resources are used only during code translation */
3fc6c082 1103 /* opcode handlers */
b048960f 1104 opc_handler_t *opcodes[PPC_CPU_OPCODES_LEN];
3fc6c082 1105
5cbdb3a3 1106 /* Those resources are used only in QEMU core */
056401ea 1107 target_ulong hflags; /* hflags is a MSR & HFLAGS_MASK */
4abf79a4 1108 target_ulong hflags_nmsr; /* specific hflags, not coming from MSR */
9fb04491
BH		 1109 int immu_idx; /* precomputed MMU index to speed up insn access */
1110 int dmmu_idx; /* precomputed MMU index to speed up data accesses */
3fc6c082 1111
9fddaa0c 1112 /* Power management */
cd346349 1113 int (*check_pow)(CPUPPCState *env);
a541f297 1114
2c50e26e
EI		 1115#if !defined(CONFIG_USER_ONLY)
1116 void *load_info; /* Holds boot loading state. */
1117#endif
ddd1055b
FC		 1118
1119 /* booke timers */
1120
1121 /* Specifies bit locations of the Time Base used to signal a fixed timer
1122 * exception on a transition from 0 to 1. (watchdog or fixed-interval timer)
1123 *
1124 * 0 selects the least significant bit.
1125 * 63 selects the most significant bit.
1126 */
1127 uint8_t fit_period[4];
1128 uint8_t wdt_period[4];
80b3f79b
AK		 1129
1130 /* Transactional memory state */
1131 target_ulong tm_gpr[32];
1132 ppc_avr_t tm_vsr[64];
1133 uint64_t tm_cr;
1134 uint64_t tm_lr;
1135 uint64_t tm_ctr;
1136 uint64_t tm_fpscr;
1137 uint64_t tm_amr;
1138 uint64_t tm_ppr;
1139 uint64_t tm_vrsave;
1140 uint32_t tm_vscr;
1141 uint64_t tm_dscr;
1142 uint64_t tm_tar;
3fc6c082 1143};
79aceca5 1144
ddd1055b
FC		 1145#define SET_FIT_PERIOD(a_, b_, c_, d_) \
1146do { \
1147 env->fit_period[0] = (a_); \
1148 env->fit_period[1] = (b_); \
1149 env->fit_period[2] = (c_); \
1150 env->fit_period[3] = (d_); \
1151 } while (0)
1152
1153#define SET_WDT_PERIOD(a_, b_, c_, d_) \
1154do { \
1155 env->wdt_period[0] = (a_); \
1156 env->wdt_period[1] = (b_); \
1157 env->wdt_period[2] = (c_); \
1158 env->wdt_period[3] = (d_); \
1159 } while (0)
1160
1d1be34d
DG		 1161typedef struct PPCVirtualHypervisor PPCVirtualHypervisor;
1162typedef struct PPCVirtualHypervisorClass PPCVirtualHypervisorClass;
1163
2d34fe39
PB		 1164/**
1165 * PowerPCCPU:
1166 * @env: #CPUPPCState
1167 * @cpu_dt_id: CPU index used in the device tree. KVM uses this index too
1168 * @max_compat: Maximal supported logical PVR from the command line
d6e166c0 1169 * @compat_pvr: Current logical PVR, zero if in "raw" mode
2d34fe39
PB		 1170 *
1171 * A PowerPC CPU.
1172 */
1173struct PowerPCCPU {
1174 /*< private >*/
1175 CPUState parent_obj;
1176 /*< public >*/
1177
1178 CPUPPCState env;
1179 int cpu_dt_id;
1180 uint32_t max_compat;
d6e166c0 1181 uint32_t compat_pvr;
1d1be34d 1182 PPCVirtualHypervisor *vhyp;
16a2497b 1183
146c11f1
DG		 1184 /* Fields related to migration compatibility hacks */
1185 bool pre_2_8_migration;
16a2497b
DG		 1186 target_ulong mig_msr_mask;
1187 uint64_t mig_insns_flags;
1188 uint64_t mig_insns_flags2;
1189 uint32_t mig_nb_BATs;
2d34fe39
PB		 1190};
1191
1192static inline PowerPCCPU *ppc_env_get_cpu(CPUPPCState *env)
1193{
1194 return container_of(env, PowerPCCPU, env);
1195}
1196
1197#define ENV_GET_CPU(e) CPU(ppc_env_get_cpu(e))
1198
1199#define ENV_OFFSET offsetof(PowerPCCPU, env)
1200
1201PowerPCCPUClass *ppc_cpu_class_by_pvr(uint32_t pvr);
1202PowerPCCPUClass *ppc_cpu_class_by_pvr_mask(uint32_t pvr);
1203
1d1be34d
DG		 1204struct PPCVirtualHypervisor {
1205 Object parent;
1206};
1207
1208struct PPCVirtualHypervisorClass {
1209 InterfaceClass parent;
1210 void (*hypercall)(PPCVirtualHypervisor *vhyp, PowerPCCPU *cpu);
e57ca75c
DG		 1211 hwaddr (*hpt_mask)(PPCVirtualHypervisor *vhyp);
1212 const ppc_hash_pte64_t *(*map_hptes)(PPCVirtualHypervisor *vhyp,
1213 hwaddr ptex, int n);
1214 void (*unmap_hptes)(PPCVirtualHypervisor *vhyp,
1215 const ppc_hash_pte64_t *hptes,
1216 hwaddr ptex, int n);
1217 void (*store_hpte)(PPCVirtualHypervisor *vhyp, hwaddr ptex,
1218 uint64_t pte0, uint64_t pte1);
9861bb3e 1219 uint64_t (*get_patbe)(PPCVirtualHypervisor *vhyp);
1d1be34d
DG		 1220};
1221
1222#define TYPE_PPC_VIRTUAL_HYPERVISOR "ppc-virtual-hypervisor"
1223#define PPC_VIRTUAL_HYPERVISOR(obj) \
1224 OBJECT_CHECK(PPCVirtualHypervisor, (obj), TYPE_PPC_VIRTUAL_HYPERVISOR)
1225#define PPC_VIRTUAL_HYPERVISOR_CLASS(klass) \
1226 OBJECT_CLASS_CHECK(PPCVirtualHypervisorClass, (klass), \
1227 TYPE_PPC_VIRTUAL_HYPERVISOR)
1228#define PPC_VIRTUAL_HYPERVISOR_GET_CLASS(obj) \
1229 OBJECT_GET_CLASS(PPCVirtualHypervisorClass, (obj), \
1230 TYPE_PPC_VIRTUAL_HYPERVISOR)
1231
2d34fe39
PB		 1232void ppc_cpu_do_interrupt(CPUState *cpu);
1233bool ppc_cpu_exec_interrupt(CPUState *cpu, int int_req);
1234void ppc_cpu_dump_state(CPUState *cpu, FILE *f, fprintf_function cpu_fprintf,
1235 int flags);
1236void ppc_cpu_dump_statistics(CPUState *cpu, FILE *f,
1237 fprintf_function cpu_fprintf, int flags);
2d34fe39
PB		 1238hwaddr ppc_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
1239int ppc_cpu_gdb_read_register(CPUState *cpu, uint8_t *buf, int reg);
1240int ppc_cpu_gdb_read_register_apple(CPUState *cpu, uint8_t *buf, int reg);
1241int ppc_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
1242int ppc_cpu_gdb_write_register_apple(CPUState *cpu, uint8_t *buf, int reg);
1243int ppc64_cpu_write_elf64_note(WriteCoreDumpFunction f, CPUState *cs,
1244 int cpuid, void *opaque);
356bb70e
MN		 1245int ppc32_cpu_write_elf32_note(WriteCoreDumpFunction f, CPUState *cs,
1246 int cpuid, void *opaque);
2d34fe39
PB		 1247#ifndef CONFIG_USER_ONLY
1248void ppc_cpu_do_system_reset(CPUState *cs);
1249extern const struct VMStateDescription vmstate_ppc_cpu;
1250#endif
1d0cb67d 1251
3fc6c082 1252/*****************************************************************************/
397b457d 1253PowerPCCPU *cpu_ppc_init(const char *cpu_model);
2e70f6ef 1254void ppc_translate_init(void);
caf6316d 1255const char *ppc_cpu_lookup_alias(const char *alias);
79aceca5
FB		 1256/* you can call this signal handler from your SIGBUS and SIGSEGV
1257 signal handlers to inform the virtual CPU of exceptions. non zero
1258 is returned if the signal was handled by the virtual CPU. */
36081602
JM		 1259int cpu_ppc_signal_handler (int host_signum, void *pinfo,
1260 void *puc);
cc8eae8a 1261#if defined(CONFIG_USER_ONLY)
7510454e
AF		 1262int ppc_cpu_handle_mmu_fault(CPUState *cpu, vaddr address, int rw,
1263 int mmu_idx);
cc8eae8a 1264#endif
a541f297 1265
76a66253 1266#if !defined(CONFIG_USER_ONLY)
45d827d2 1267void ppc_store_sdr1 (CPUPPCState *env, target_ulong value);
12de9a39 1268#endif /* !defined(CONFIG_USER_ONLY) */
0411a972 1269void ppc_store_msr (CPUPPCState *env, target_ulong value);
3fc6c082 1270
9a78eead 1271void ppc_cpu_list (FILE *f, fprintf_function cpu_fprintf);
eac4fba9 1272#if defined(TARGET_PPC64)
eac4fba9 1273#endif
aaed909a 1274
9fddaa0c
FB		 1275/* Time-base and decrementer management */
1276#ifndef NO_CPU_IO_DEFS
e3ea6529 1277uint64_t cpu_ppc_load_tbl (CPUPPCState *env);
9fddaa0c
FB		 1278uint32_t cpu_ppc_load_tbu (CPUPPCState *env);
1279void cpu_ppc_store_tbu (CPUPPCState *env, uint32_t value);
1280void cpu_ppc_store_tbl (CPUPPCState *env, uint32_t value);
b711de95 1281uint64_t cpu_ppc_load_atbl (CPUPPCState *env);
a062e36c
JM		 1282uint32_t cpu_ppc_load_atbu (CPUPPCState *env);
1283void cpu_ppc_store_atbl (CPUPPCState *env, uint32_t value);
1284void cpu_ppc_store_atbu (CPUPPCState *env, uint32_t value);
e81a982a 1285bool ppc_decr_clear_on_delivery(CPUPPCState *env);
9fddaa0c
FB		 1286uint32_t cpu_ppc_load_decr (CPUPPCState *env);
1287void cpu_ppc_store_decr (CPUPPCState *env, uint32_t value);
58a7d328
JM		 1288uint32_t cpu_ppc_load_hdecr (CPUPPCState *env);
1289void cpu_ppc_store_hdecr (CPUPPCState *env, uint32_t value);
1290uint64_t cpu_ppc_load_purr (CPUPPCState *env);
d9bce9d9
JM		 1291uint32_t cpu_ppc601_load_rtcl (CPUPPCState *env);
1292uint32_t cpu_ppc601_load_rtcu (CPUPPCState *env);
1293#if !defined(CONFIG_USER_ONLY)
1294void cpu_ppc601_store_rtcl (CPUPPCState *env, uint32_t value);
1295void cpu_ppc601_store_rtcu (CPUPPCState *env, uint32_t value);
1296target_ulong load_40x_pit (CPUPPCState *env);
1297void store_40x_pit (CPUPPCState *env, target_ulong val);
8ecc7913 1298void store_40x_dbcr0 (CPUPPCState *env, uint32_t val);
c294fc58 1299void store_40x_sler (CPUPPCState *env, uint32_t val);
d9bce9d9
JM		 1300void store_booke_tcr (CPUPPCState *env, target_ulong val);
1301void store_booke_tsr (CPUPPCState *env, target_ulong val);
0a032cbe 1302void ppc_tlb_invalidate_all (CPUPPCState *env);
daf4f96e 1303void ppc_tlb_invalidate_one (CPUPPCState *env, target_ulong addr);
b7b0b1f1 1304void cpu_ppc_set_papr(PowerPCCPU *cpu, PPCVirtualHypervisor *vhyp);
d9bce9d9 1305#endif
9fddaa0c 1306#endif
79aceca5 1307
d6478bc7
FC		 1308void store_fpscr(CPUPPCState *env, uint64_t arg, uint32_t mask);
1309
636aa200 1310static inline uint64_t ppc_dump_gpr(CPUPPCState *env, int gprn)
6b542af7
JM		 1311{
1312 uint64_t gprv;
1313
1314 gprv = env->gpr[gprn];
6b542af7
JM		 1315 if (env->flags & POWERPC_FLAG_SPE) {
1316 /* If the CPU implements the SPE extension, we have to get the
1317 * high bits of the GPR from the gprh storage area
1318 */
1319 gprv &= 0xFFFFFFFFULL;
1320 gprv |= (uint64_t)env->gprh[gprn] << 32;
1321 }
6b542af7
JM		 1322
1323 return gprv;
1324}
1325
2e719ba3 1326/* Device control registers */
73b01960
AG		 1327int ppc_dcr_read (ppc_dcr_t *dcr_env, int dcrn, uint32_t *valp);
1328int ppc_dcr_write (ppc_dcr_t *dcr_env, int dcrn, uint32_t val);
2e719ba3 1329
2994fd96 1330#define cpu_init(cpu_model) CPU(cpu_ppc_init(cpu_model))
397b457d 1331
9467d44c 1332#define cpu_signal_handler cpu_ppc_signal_handler
c732abe2 1333#define cpu_list ppc_cpu_list
9467d44c 1334
6ebbf390 1335/* MMU modes definitions */
6ebbf390 1336#define MMU_USER_IDX 0
97ed5ccd 1337static inline int cpu_mmu_index (CPUPPCState *env, bool ifetch)
6ebbf390 1338{
9fb04491 1339 return ifetch ? env->immu_idx : env->dmmu_idx;
6ebbf390
JM		 1340}
1341
9d6f1065
DG		 1342/* Compatibility modes */
1343#if defined(TARGET_PPC64)
9d2179d6
DG		 1344bool ppc_check_compat(PowerPCCPU *cpu, uint32_t compat_pvr,
1345 uint32_t min_compat_pvr, uint32_t max_compat_pvr);
9d6f1065 1346void ppc_set_compat(PowerPCCPU *cpu, uint32_t compat_pvr, Error **errp);
f6f242c7
DG		 1347#if !defined(CONFIG_USER_ONLY)
1348void ppc_set_compat_all(uint32_t compat_pvr, Error **errp);
1349#endif
12dbeb16 1350int ppc_compat_max_threads(PowerPCCPU *cpu);
9d6f1065
DG		 1351#endif /* defined(TARGET_PPC64) */
1352
022c62cb 1353#include "exec/cpu-all.h"
79aceca5 1354
3fc6c082 1355/*****************************************************************************/
e1571908 1356/* CRF definitions */
efa73196
ND		 1357#define CRF_LT_BIT 3
1358#define CRF_GT_BIT 2
1359#define CRF_EQ_BIT 1
1360#define CRF_SO_BIT 0
1361#define CRF_LT (1 << CRF_LT_BIT)
1362#define CRF_GT (1 << CRF_GT_BIT)
1363#define CRF_EQ (1 << CRF_EQ_BIT)
1364#define CRF_SO (1 << CRF_SO_BIT)
1365/* For SPE extensions */
1366#define CRF_CH (1 << CRF_LT_BIT)
1367#define CRF_CL (1 << CRF_GT_BIT)
1368#define CRF_CH_OR_CL (1 << CRF_EQ_BIT)
1369#define CRF_CH_AND_CL (1 << CRF_SO_BIT)
e1571908
AJ		 1370
1371/* XER definitions */
3d7b417e
AJ		 1372#define XER_SO 31
1373#define XER_OV 30
1374#define XER_CA 29
dd09c361
ND		 1375#define XER_OV32 19
1376#define XER_CA32 18
3d7b417e
AJ		 1377#define XER_CMP 8
1378#define XER_BC 0
da91a00f
RH		 1379#define xer_so (env->so)
1380#define xer_ov (env->ov)
1381#define xer_ca (env->ca)
dd09c361
ND		 1382#define xer_ov32 (env->ov)
1383#define xer_ca32 (env->ca)
3d7b417e
AJ		 1384#define xer_cmp ((env->xer >> XER_CMP) & 0xFF)
1385#define xer_bc ((env->xer >> XER_BC) & 0x7F)
79aceca5 1386
3fc6c082 1387/* SPR definitions */
80d11f44
JM		 1388#define SPR_MQ (0x000)
1389#define SPR_XER (0x001)
1390#define SPR_601_VRTCU (0x004)
1391#define SPR_601_VRTCL (0x005)
1392#define SPR_601_UDECR (0x006)
1393#define SPR_LR (0x008)
1394#define SPR_CTR (0x009)
f80872e2 1395#define SPR_UAMR (0x00C)
697ab892 1396#define SPR_DSCR (0x011)
80d11f44
JM		 1397#define SPR_DSISR (0x012)
1398#define SPR_DAR (0x013) /* DAE for PowerPC 601 */
1399#define SPR_601_RTCU (0x014)
1400#define SPR_601_RTCL (0x015)
1401#define SPR_DECR (0x016)
1402#define SPR_SDR1 (0x019)
1403#define SPR_SRR0 (0x01A)
1404#define SPR_SRR1 (0x01B)
697ab892 1405#define SPR_CFAR (0x01C)
80d11f44 1406#define SPR_AMR (0x01D)
9c1cf38d 1407#define SPR_ACOP (0x01F)
80d11f44 1408#define SPR_BOOKE_PID (0x030)
9c1cf38d 1409#define SPR_BOOKS_PID (0x030)
80d11f44
JM		 1410#define SPR_BOOKE_DECAR (0x036)
1411#define SPR_BOOKE_CSRR0 (0x03A)
1412#define SPR_BOOKE_CSRR1 (0x03B)
1413#define SPR_BOOKE_DEAR (0x03D)
a6eabb9e 1414#define SPR_IAMR (0x03D)
80d11f44
JM		 1415#define SPR_BOOKE_ESR (0x03E)
1416#define SPR_BOOKE_IVPR (0x03F)
1417#define SPR_MPC_EIE (0x050)
1418#define SPR_MPC_EID (0x051)
1419#define SPR_MPC_NRI (0x052)
cdcdda27
AK		 1420#define SPR_TFHAR (0x080)
1421#define SPR_TFIAR (0x081)
1422#define SPR_TEXASR (0x082)
1423#define SPR_TEXASRU (0x083)
0bfe9299 1424#define SPR_UCTRL (0x088)
80d11f44
JM		 1425#define SPR_MPC_CMPA (0x090)
1426#define SPR_MPC_CMPB (0x091)
1427#define SPR_MPC_CMPC (0x092)
1428#define SPR_MPC_CMPD (0x093)
1429#define SPR_MPC_ECR (0x094)
1430#define SPR_MPC_DER (0x095)
1431#define SPR_MPC_COUNTA (0x096)
1432#define SPR_MPC_COUNTB (0x097)
0bfe9299 1433#define SPR_CTRL (0x098)
80d11f44
JM		 1434#define SPR_MPC_CMPE (0x098)
1435#define SPR_MPC_CMPF (0x099)
7019cb3d 1436#define SPR_FSCR (0x099)
80d11f44
JM		 1437#define SPR_MPC_CMPG (0x09A)
1438#define SPR_MPC_CMPH (0x09B)
1439#define SPR_MPC_LCTRL1 (0x09C)
1440#define SPR_MPC_LCTRL2 (0x09D)
f80872e2 1441#define SPR_UAMOR (0x09D)
80d11f44
JM		 1442#define SPR_MPC_ICTRL (0x09E)
1443#define SPR_MPC_BAR (0x09F)
d6f1445f 1444#define SPR_PSPB (0x09F)
1488270e
BH		 1445#define SPR_DAWR (0x0B4)
1446#define SPR_RPR (0x0BA)
eb5ceb4d 1447#define SPR_CIABR (0x0BB)
1488270e
BH		 1448#define SPR_DAWRX (0x0BC)
1449#define SPR_HFSCR (0x0BE)
80d11f44
JM		 1450#define SPR_VRSAVE (0x100)
1451#define SPR_USPRG0 (0x100)
1452#define SPR_USPRG1 (0x101)
1453#define SPR_USPRG2 (0x102)
1454#define SPR_USPRG3 (0x103)
1455#define SPR_USPRG4 (0x104)
1456#define SPR_USPRG5 (0x105)
1457#define SPR_USPRG6 (0x106)
1458#define SPR_USPRG7 (0x107)
1459#define SPR_VTBL (0x10C)
1460#define SPR_VTBU (0x10D)
1461#define SPR_SPRG0 (0x110)
1462#define SPR_SPRG1 (0x111)
1463#define SPR_SPRG2 (0x112)
1464#define SPR_SPRG3 (0x113)
1465#define SPR_SPRG4 (0x114)
1466#define SPR_SCOMC (0x114)
1467#define SPR_SPRG5 (0x115)
1468#define SPR_SCOMD (0x115)
1469#define SPR_SPRG6 (0x116)
1470#define SPR_SPRG7 (0x117)
1471#define SPR_ASR (0x118)
1472#define SPR_EAR (0x11A)
1473#define SPR_TBL (0x11C)
1474#define SPR_TBU (0x11D)
1475#define SPR_TBU40 (0x11E)
1476#define SPR_SVR (0x11E)
1477#define SPR_BOOKE_PIR (0x11E)
1478#define SPR_PVR (0x11F)
1479#define SPR_HSPRG0 (0x130)
1480#define SPR_BOOKE_DBSR (0x130)
1481#define SPR_HSPRG1 (0x131)
1482#define SPR_HDSISR (0x132)
1483#define SPR_HDAR (0x133)
90dc8812 1484#define SPR_BOOKE_EPCR (0x133)
9d52e907 1485#define SPR_SPURR (0x134)
80d11f44
JM		 1486#define SPR_BOOKE_DBCR0 (0x134)
1487#define SPR_IBCR (0x135)
1488#define SPR_PURR (0x135)
1489#define SPR_BOOKE_DBCR1 (0x135)
1490#define SPR_DBCR (0x136)
1491#define SPR_HDEC (0x136)
1492#define SPR_BOOKE_DBCR2 (0x136)
1493#define SPR_HIOR (0x137)
1494#define SPR_MBAR (0x137)
1495#define SPR_RMOR (0x138)
1496#define SPR_BOOKE_IAC1 (0x138)
1497#define SPR_HRMOR (0x139)
1498#define SPR_BOOKE_IAC2 (0x139)
1499#define SPR_HSRR0 (0x13A)
1500#define SPR_BOOKE_IAC3 (0x13A)
1501#define SPR_HSRR1 (0x13B)
1502#define SPR_BOOKE_IAC4 (0x13B)
80d11f44 1503#define SPR_BOOKE_DAC1 (0x13C)
1488270e 1504#define SPR_MMCRH (0x13C)
80d11f44
JM		 1505#define SPR_DABR2 (0x13D)
1506#define SPR_BOOKE_DAC2 (0x13D)
1488270e 1507#define SPR_TFMR (0x13D)
80d11f44 1508#define SPR_BOOKE_DVC1 (0x13E)
6475c9f0 1509#define SPR_LPCR (0x13E)
80d11f44 1510#define SPR_BOOKE_DVC2 (0x13F)
1488270e 1511#define SPR_LPIDR (0x13F)
80d11f44 1512#define SPR_BOOKE_TSR (0x150)
1488270e
BH		 1513#define SPR_HMER (0x150)
1514#define SPR_HMEER (0x151)
6d9412ea 1515#define SPR_PCR (0x152)
1488270e 1516#define SPR_BOOKE_LPIDR (0x152)
80d11f44 1517#define SPR_BOOKE_TCR (0x154)
a1ef618a
AG		 1518#define SPR_BOOKE_TLB0PS (0x158)
1519#define SPR_BOOKE_TLB1PS (0x159)
1520#define SPR_BOOKE_TLB2PS (0x15A)
1521#define SPR_BOOKE_TLB3PS (0x15B)
1488270e 1522#define SPR_AMOR (0x15D)
84755ed5 1523#define SPR_BOOKE_MAS7_MAS3 (0x174)
80d11f44
JM		 1524#define SPR_BOOKE_IVOR0 (0x190)
1525#define SPR_BOOKE_IVOR1 (0x191)
1526#define SPR_BOOKE_IVOR2 (0x192)
1527#define SPR_BOOKE_IVOR3 (0x193)
1528#define SPR_BOOKE_IVOR4 (0x194)
1529#define SPR_BOOKE_IVOR5 (0x195)
1530#define SPR_BOOKE_IVOR6 (0x196)
1531#define SPR_BOOKE_IVOR7 (0x197)
1532#define SPR_BOOKE_IVOR8 (0x198)
1533#define SPR_BOOKE_IVOR9 (0x199)
1534#define SPR_BOOKE_IVOR10 (0x19A)
1535#define SPR_BOOKE_IVOR11 (0x19B)
1536#define SPR_BOOKE_IVOR12 (0x19C)
1537#define SPR_BOOKE_IVOR13 (0x19D)
1538#define SPR_BOOKE_IVOR14 (0x19E)
1539#define SPR_BOOKE_IVOR15 (0x19F)
e9205258
AG		 1540#define SPR_BOOKE_IVOR38 (0x1B0)
1541#define SPR_BOOKE_IVOR39 (0x1B1)
1542#define SPR_BOOKE_IVOR40 (0x1B2)
1543#define SPR_BOOKE_IVOR41 (0x1B3)
1544#define SPR_BOOKE_IVOR42 (0x1B4)
45eb5611
AG		 1545#define SPR_BOOKE_GIVOR2 (0x1B8)
1546#define SPR_BOOKE_GIVOR3 (0x1B9)
1547#define SPR_BOOKE_GIVOR4 (0x1BA)
1548#define SPR_BOOKE_GIVOR8 (0x1BB)
1549#define SPR_BOOKE_GIVOR13 (0x1BC)
1550#define SPR_BOOKE_GIVOR14 (0x1BD)
d1a721ab 1551#define SPR_TIR (0x1BE)
80d11f44
JM		 1552#define SPR_BOOKE_SPEFSCR (0x200)
1553#define SPR_Exxx_BBEAR (0x201)
1554#define SPR_Exxx_BBTAR (0x202)
1555#define SPR_Exxx_L1CFG0 (0x203)
d2ea2bf7 1556#define SPR_Exxx_L1CFG1 (0x204)
80d11f44
JM		 1557#define SPR_Exxx_NPIDR (0x205)
1558#define SPR_ATBL (0x20E)
1559#define SPR_ATBU (0x20F)
1560#define SPR_IBAT0U (0x210)
1561#define SPR_BOOKE_IVOR32 (0x210)
1562#define SPR_RCPU_MI_GRA (0x210)
1563#define SPR_IBAT0L (0x211)
1564#define SPR_BOOKE_IVOR33 (0x211)
1565#define SPR_IBAT1U (0x212)
1566#define SPR_BOOKE_IVOR34 (0x212)
1567#define SPR_IBAT1L (0x213)
1568#define SPR_BOOKE_IVOR35 (0x213)
1569#define SPR_IBAT2U (0x214)
1570#define SPR_BOOKE_IVOR36 (0x214)
1571#define SPR_IBAT2L (0x215)
1572#define SPR_BOOKE_IVOR37 (0x215)
1573#define SPR_IBAT3U (0x216)
1574#define SPR_IBAT3L (0x217)
1575#define SPR_DBAT0U (0x218)
1576#define SPR_RCPU_L2U_GRA (0x218)
1577#define SPR_DBAT0L (0x219)
1578#define SPR_DBAT1U (0x21A)
1579#define SPR_DBAT1L (0x21B)
1580#define SPR_DBAT2U (0x21C)
1581#define SPR_DBAT2L (0x21D)
1582#define SPR_DBAT3U (0x21E)
1583#define SPR_DBAT3L (0x21F)
1584#define SPR_IBAT4U (0x230)
1585#define SPR_RPCU_BBCMCR (0x230)
1586#define SPR_MPC_IC_CST (0x230)
1587#define SPR_Exxx_CTXCR (0x230)
1588#define SPR_IBAT4L (0x231)
1589#define SPR_MPC_IC_ADR (0x231)
1590#define SPR_Exxx_DBCR3 (0x231)
1591#define SPR_IBAT5U (0x232)
1592#define SPR_MPC_IC_DAT (0x232)
1593#define SPR_Exxx_DBCNT (0x232)
1594#define SPR_IBAT5L (0x233)
1595#define SPR_IBAT6U (0x234)
1596#define SPR_IBAT6L (0x235)
1597#define SPR_IBAT7U (0x236)
1598#define SPR_IBAT7L (0x237)
1599#define SPR_DBAT4U (0x238)
1600#define SPR_RCPU_L2U_MCR (0x238)
1601#define SPR_MPC_DC_CST (0x238)
1602#define SPR_Exxx_ALTCTXCR (0x238)
1603#define SPR_DBAT4L (0x239)
1604#define SPR_MPC_DC_ADR (0x239)
1605#define SPR_DBAT5U (0x23A)
1606#define SPR_BOOKE_MCSRR0 (0x23A)
1607#define SPR_MPC_DC_DAT (0x23A)
1608#define SPR_DBAT5L (0x23B)
1609#define SPR_BOOKE_MCSRR1 (0x23B)
1610#define SPR_DBAT6U (0x23C)
1611#define SPR_BOOKE_MCSR (0x23C)
1612#define SPR_DBAT6L (0x23D)
1613#define SPR_Exxx_MCAR (0x23D)
1614#define SPR_DBAT7U (0x23E)
1615#define SPR_BOOKE_DSRR0 (0x23E)
1616#define SPR_DBAT7L (0x23F)
1617#define SPR_BOOKE_DSRR1 (0x23F)
1618#define SPR_BOOKE_SPRG8 (0x25C)
1619#define SPR_BOOKE_SPRG9 (0x25D)
1620#define SPR_BOOKE_MAS0 (0x270)
1621#define SPR_BOOKE_MAS1 (0x271)
1622#define SPR_BOOKE_MAS2 (0x272)
1623#define SPR_BOOKE_MAS3 (0x273)
1624#define SPR_BOOKE_MAS4 (0x274)
1625#define SPR_BOOKE_MAS5 (0x275)
1626#define SPR_BOOKE_MAS6 (0x276)
1627#define SPR_BOOKE_PID1 (0x279)
1628#define SPR_BOOKE_PID2 (0x27A)
1629#define SPR_MPC_DPDR (0x280)
1630#define SPR_MPC_IMMR (0x288)
1631#define SPR_BOOKE_TLB0CFG (0x2B0)
1632#define SPR_BOOKE_TLB1CFG (0x2B1)
1633#define SPR_BOOKE_TLB2CFG (0x2B2)
1634#define SPR_BOOKE_TLB3CFG (0x2B3)
1635#define SPR_BOOKE_EPR (0x2BE)
1636#define SPR_PERF0 (0x300)
1637#define SPR_RCPU_MI_RBA0 (0x300)
1638#define SPR_MPC_MI_CTR (0x300)
14646457 1639#define SPR_POWER_USIER (0x300)
80d11f44
JM		 1640#define SPR_PERF1 (0x301)
1641#define SPR_RCPU_MI_RBA1 (0x301)
70c53407 1642#define SPR_POWER_UMMCR2 (0x301)
80d11f44
JM		 1643#define SPR_PERF2 (0x302)
1644#define SPR_RCPU_MI_RBA2 (0x302)
1645#define SPR_MPC_MI_AP (0x302)
75b9c321 1646#define SPR_POWER_UMMCRA (0x302)
80d11f44
JM		 1647#define SPR_PERF3 (0x303)
1648#define SPR_RCPU_MI_RBA3 (0x303)
1649#define SPR_MPC_MI_EPN (0x303)
fd51ff63 1650#define SPR_POWER_UPMC1 (0x303)
80d11f44 1651#define SPR_PERF4 (0x304)
fd51ff63 1652#define SPR_POWER_UPMC2 (0x304)
80d11f44
JM		 1653#define SPR_PERF5 (0x305)
1654#define SPR_MPC_MI_TWC (0x305)
fd51ff63 1655#define SPR_POWER_UPMC3 (0x305)
80d11f44
JM		 1656#define SPR_PERF6 (0x306)
1657#define SPR_MPC_MI_RPN (0x306)
fd51ff63 1658#define SPR_POWER_UPMC4 (0x306)
80d11f44 1659#define SPR_PERF7 (0x307)
fd51ff63 1660#define SPR_POWER_UPMC5 (0x307)
80d11f44
JM		 1661#define SPR_PERF8 (0x308)
1662#define SPR_RCPU_L2U_RBA0 (0x308)
1663#define SPR_MPC_MD_CTR (0x308)
fd51ff63 1664#define SPR_POWER_UPMC6 (0x308)
80d11f44
JM		 1665#define SPR_PERF9 (0x309)
1666#define SPR_RCPU_L2U_RBA1 (0x309)
1667#define SPR_MPC_MD_CASID (0x309)
c36c97f8 1668#define SPR_970_UPMC7 (0X309)
80d11f44
JM		 1669#define SPR_PERFA (0x30A)
1670#define SPR_RCPU_L2U_RBA2 (0x30A)
1671#define SPR_MPC_MD_AP (0x30A)
c36c97f8 1672#define SPR_970_UPMC8 (0X30A)
80d11f44
JM		 1673#define SPR_PERFB (0x30B)
1674#define SPR_RCPU_L2U_RBA3 (0x30B)
1675#define SPR_MPC_MD_EPN (0x30B)
fd51ff63 1676#define SPR_POWER_UMMCR0 (0X30B)
80d11f44
JM		 1677#define SPR_PERFC (0x30C)
1678#define SPR_MPC_MD_TWB (0x30C)
fd51ff63 1679#define SPR_POWER_USIAR (0X30C)
80d11f44
JM		 1680#define SPR_PERFD (0x30D)
1681#define SPR_MPC_MD_TWC (0x30D)
fd51ff63 1682#define SPR_POWER_USDAR (0X30D)
80d11f44
JM		 1683#define SPR_PERFE (0x30E)
1684#define SPR_MPC_MD_RPN (0x30E)
fd51ff63 1685#define SPR_POWER_UMMCR1 (0X30E)
80d11f44
JM		 1686#define SPR_PERFF (0x30F)
1687#define SPR_MPC_MD_TW (0x30F)
1688#define SPR_UPERF0 (0x310)
14646457 1689#define SPR_POWER_SIER (0x310)
80d11f44 1690#define SPR_UPERF1 (0x311)
70c53407 1691#define SPR_POWER_MMCR2 (0x311)
80d11f44 1692#define SPR_UPERF2 (0x312)
75b9c321 1693#define SPR_POWER_MMCRA (0X312)
80d11f44 1694#define SPR_UPERF3 (0x313)
fd51ff63 1695#define SPR_POWER_PMC1 (0X313)
80d11f44 1696#define SPR_UPERF4 (0x314)
fd51ff63 1697#define SPR_POWER_PMC2 (0X314)
80d11f44 1698#define SPR_UPERF5 (0x315)
fd51ff63 1699#define SPR_POWER_PMC3 (0X315)
80d11f44 1700#define SPR_UPERF6 (0x316)
fd51ff63 1701#define SPR_POWER_PMC4 (0X316)
80d11f44 1702#define SPR_UPERF7 (0x317)
fd51ff63 1703#define SPR_POWER_PMC5 (0X317)
80d11f44 1704#define SPR_UPERF8 (0x318)
fd51ff63 1705#define SPR_POWER_PMC6 (0X318)
80d11f44 1706#define SPR_UPERF9 (0x319)
c36c97f8 1707#define SPR_970_PMC7 (0X319)
80d11f44 1708#define SPR_UPERFA (0x31A)
c36c97f8 1709#define SPR_970_PMC8 (0X31A)
80d11f44 1710#define SPR_UPERFB (0x31B)
fd51ff63 1711#define SPR_POWER_MMCR0 (0X31B)
80d11f44 1712#define SPR_UPERFC (0x31C)
fd51ff63 1713#define SPR_POWER_SIAR (0X31C)
80d11f44 1714#define SPR_UPERFD (0x31D)
fd51ff63 1715#define SPR_POWER_SDAR (0X31D)
80d11f44 1716#define SPR_UPERFE (0x31E)
fd51ff63 1717#define SPR_POWER_MMCR1 (0X31E)
80d11f44
JM		 1718#define SPR_UPERFF (0x31F)
1719#define SPR_RCPU_MI_RA0 (0x320)
1720#define SPR_MPC_MI_DBCAM (0x320)
4ee4a03b 1721#define SPR_BESCRS (0x320)
80d11f44
JM		 1722#define SPR_RCPU_MI_RA1 (0x321)
1723#define SPR_MPC_MI_DBRAM0 (0x321)
4ee4a03b 1724#define SPR_BESCRSU (0x321)
80d11f44
JM		 1725#define SPR_RCPU_MI_RA2 (0x322)
1726#define SPR_MPC_MI_DBRAM1 (0x322)
4ee4a03b 1727#define SPR_BESCRR (0x322)
80d11f44 1728#define SPR_RCPU_MI_RA3 (0x323)
4ee4a03b
AK		 1729#define SPR_BESCRRU (0x323)
1730#define SPR_EBBHR (0x324)
1731#define SPR_EBBRR (0x325)
1732#define SPR_BESCR (0x326)
80d11f44
JM		 1733#define SPR_RCPU_L2U_RA0 (0x328)
1734#define SPR_MPC_MD_DBCAM (0x328)
1735#define SPR_RCPU_L2U_RA1 (0x329)
1736#define SPR_MPC_MD_DBRAM0 (0x329)
1737#define SPR_RCPU_L2U_RA2 (0x32A)
1738#define SPR_MPC_MD_DBRAM1 (0x32A)
1739#define SPR_RCPU_L2U_RA3 (0x32B)
60511041 1740#define SPR_TAR (0x32F)
21a558be 1741#define SPR_IC (0x350)
3ba55e39 1742#define SPR_VTB (0x351)
1488270e 1743#define SPR_MMCRC (0x353)
80d11f44
JM		 1744#define SPR_440_INV0 (0x370)
1745#define SPR_440_INV1 (0x371)
1746#define SPR_440_INV2 (0x372)
1747#define SPR_440_INV3 (0x373)
1748#define SPR_440_ITV0 (0x374)
1749#define SPR_440_ITV1 (0x375)
1750#define SPR_440_ITV2 (0x376)
1751#define SPR_440_ITV3 (0x377)
1752#define SPR_440_CCR1 (0x378)
14646457
BH		 1753#define SPR_TACR (0x378)
1754#define SPR_TCSCR (0x379)
1755#define SPR_CSIGR (0x37a)
80d11f44 1756#define SPR_DCRIPR (0x37B)
14646457
BH		 1757#define SPR_POWER_SPMC1 (0x37C)
1758#define SPR_POWER_SPMC2 (0x37D)
70c53407 1759#define SPR_POWER_MMCRS (0x37E)
9c1cf38d 1760#define SPR_WORT (0x37F)
80d11f44 1761#define SPR_PPR (0x380)
bd928eba 1762#define SPR_750_GQR0 (0x390)
80d11f44 1763#define SPR_440_DNV0 (0x390)
bd928eba 1764#define SPR_750_GQR1 (0x391)
80d11f44 1765#define SPR_440_DNV1 (0x391)
bd928eba 1766#define SPR_750_GQR2 (0x392)
80d11f44 1767#define SPR_440_DNV2 (0x392)
bd928eba 1768#define SPR_750_GQR3 (0x393)
80d11f44 1769#define SPR_440_DNV3 (0x393)
bd928eba 1770#define SPR_750_GQR4 (0x394)
80d11f44 1771#define SPR_440_DTV0 (0x394)
bd928eba 1772#define SPR_750_GQR5 (0x395)
80d11f44 1773#define SPR_440_DTV1 (0x395)
bd928eba 1774#define SPR_750_GQR6 (0x396)
80d11f44 1775#define SPR_440_DTV2 (0x396)
bd928eba 1776#define SPR_750_GQR7 (0x397)
80d11f44 1777#define SPR_440_DTV3 (0x397)
bd928eba
JM		 1778#define SPR_750_THRM4 (0x398)
1779#define SPR_750CL_HID2 (0x398)
80d11f44 1780#define SPR_440_DVLIM (0x398)
bd928eba 1781#define SPR_750_WPAR (0x399)
80d11f44 1782#define SPR_440_IVLIM (0x399)
1488270e 1783#define SPR_TSCR (0x399)
bd928eba
JM		 1784#define SPR_750_DMAU (0x39A)
1785#define SPR_750_DMAL (0x39B)
80d11f44
JM		 1786#define SPR_440_RSTCFG (0x39B)
1787#define SPR_BOOKE_DCDBTRL (0x39C)
1788#define SPR_BOOKE_DCDBTRH (0x39D)
1789#define SPR_BOOKE_ICDBTRL (0x39E)
1790#define SPR_BOOKE_ICDBTRH (0x39F)
cb8b8bf8
AK		 1791#define SPR_74XX_UMMCR2 (0x3A0)
1792#define SPR_7XX_UPMC5 (0x3A1)
1793#define SPR_7XX_UPMC6 (0x3A2)
80d11f44 1794#define SPR_UBAMR (0x3A7)
cb8b8bf8
AK		 1795#define SPR_7XX_UMMCR0 (0x3A8)
1796#define SPR_7XX_UPMC1 (0x3A9)
1797#define SPR_7XX_UPMC2 (0x3AA)
1798#define SPR_7XX_USIAR (0x3AB)
1799#define SPR_7XX_UMMCR1 (0x3AC)
1800#define SPR_7XX_UPMC3 (0x3AD)
1801#define SPR_7XX_UPMC4 (0x3AE)
80d11f44
JM		 1802#define SPR_USDA (0x3AF)
1803#define SPR_40x_ZPR (0x3B0)
1804#define SPR_BOOKE_MAS7 (0x3B0)
cb8b8bf8
AK		 1805#define SPR_74XX_MMCR2 (0x3B0)
1806#define SPR_7XX_PMC5 (0x3B1)
80d11f44 1807#define SPR_40x_PID (0x3B1)
cb8b8bf8 1808#define SPR_7XX_PMC6 (0x3B2)
80d11f44 1809#define SPR_440_MMUCR (0x3B2)
80d11f44
JM		 1810#define SPR_4xx_CCR0 (0x3B3)
1811#define SPR_BOOKE_EPLC (0x3B3)
80d11f44
JM		 1812#define SPR_405_IAC3 (0x3B4)
1813#define SPR_BOOKE_EPSC (0x3B4)
80d11f44 1814#define SPR_405_IAC4 (0x3B5)
80d11f44 1815#define SPR_405_DVC1 (0x3B6)
80d11f44 1816#define SPR_405_DVC2 (0x3B7)
80d11f44 1817#define SPR_BAMR (0x3B7)
cb8b8bf8
AK		 1818#define SPR_7XX_MMCR0 (0x3B8)
1819#define SPR_7XX_PMC1 (0x3B9)
80d11f44 1820#define SPR_40x_SGR (0x3B9)
cb8b8bf8 1821#define SPR_7XX_PMC2 (0x3BA)
80d11f44 1822#define SPR_40x_DCWR (0x3BA)
cb8b8bf8 1823#define SPR_7XX_SIAR (0x3BB)
80d11f44 1824#define SPR_405_SLER (0x3BB)
cb8b8bf8 1825#define SPR_7XX_MMCR1 (0x3BC)
80d11f44 1826#define SPR_405_SU0R (0x3BC)
80d11f44 1827#define SPR_401_SKR (0x3BC)
cb8b8bf8 1828#define SPR_7XX_PMC3 (0x3BD)
80d11f44 1829#define SPR_405_DBCR1 (0x3BD)
cb8b8bf8 1830#define SPR_7XX_PMC4 (0x3BE)
80d11f44 1831#define SPR_SDA (0x3BF)
80d11f44
JM		 1832#define SPR_403_VTBL (0x3CC)
1833#define SPR_403_VTBU (0x3CD)
1834#define SPR_DMISS (0x3D0)
1835#define SPR_DCMP (0x3D1)
1836#define SPR_HASH1 (0x3D2)
1837#define SPR_HASH2 (0x3D3)
1838#define SPR_BOOKE_ICDBDR (0x3D3)
1839#define SPR_TLBMISS (0x3D4)
1840#define SPR_IMISS (0x3D4)
1841#define SPR_40x_ESR (0x3D4)
1842#define SPR_PTEHI (0x3D5)
1843#define SPR_ICMP (0x3D5)
1844#define SPR_40x_DEAR (0x3D5)
1845#define SPR_PTELO (0x3D6)
1846#define SPR_RPA (0x3D6)
1847#define SPR_40x_EVPR (0x3D6)
1848#define SPR_L3PM (0x3D7)
1849#define SPR_403_CDBCR (0x3D7)
4e777442 1850#define SPR_L3ITCR0 (0x3D8)
80d11f44
JM		 1851#define SPR_TCR (0x3D8)
1852#define SPR_40x_TSR (0x3D8)
1853#define SPR_IBR (0x3DA)
1854#define SPR_40x_TCR (0x3DA)
1855#define SPR_ESASRR (0x3DB)
1856#define SPR_40x_PIT (0x3DB)
1857#define SPR_403_TBL (0x3DC)
1858#define SPR_403_TBU (0x3DD)
1859#define SPR_SEBR (0x3DE)
1860#define SPR_40x_SRR2 (0x3DE)
1861#define SPR_SER (0x3DF)
1862#define SPR_40x_SRR3 (0x3DF)
4e777442 1863#define SPR_L3OHCR (0x3E8)
80d11f44
JM		 1864#define SPR_L3ITCR1 (0x3E9)
1865#define SPR_L3ITCR2 (0x3EA)
1866#define SPR_L3ITCR3 (0x3EB)
1867#define SPR_HID0 (0x3F0)
1868#define SPR_40x_DBSR (0x3F0)
1869#define SPR_HID1 (0x3F1)
1870#define SPR_IABR (0x3F2)
1871#define SPR_40x_DBCR0 (0x3F2)
1872#define SPR_601_HID2 (0x3F2)
1873#define SPR_Exxx_L1CSR0 (0x3F2)
1874#define SPR_ICTRL (0x3F3)
1875#define SPR_HID2 (0x3F3)
bd928eba 1876#define SPR_750CL_HID4 (0x3F3)
80d11f44
JM		 1877#define SPR_Exxx_L1CSR1 (0x3F3)
1878#define SPR_440_DBDR (0x3F3)
1879#define SPR_LDSTDB (0x3F4)
bd928eba 1880#define SPR_750_TDCL (0x3F4)
80d11f44
JM		 1881#define SPR_40x_IAC1 (0x3F4)
1882#define SPR_MMUCSR0 (0x3F4)
ba881002 1883#define SPR_970_HID4 (0x3F4)
80d11f44 1884#define SPR_DABR (0x3F5)
3fc6c082 1885#define DABR_MASK (~(target_ulong)0x7)
80d11f44
JM		 1886#define SPR_Exxx_BUCSR (0x3F5)
1887#define SPR_40x_IAC2 (0x3F5)
1888#define SPR_601_HID5 (0x3F5)
1889#define SPR_40x_DAC1 (0x3F6)
1890#define SPR_MSSCR0 (0x3F6)
1891#define SPR_970_HID5 (0x3F6)
1892#define SPR_MSSSR0 (0x3F7)
4e777442 1893#define SPR_MSSCR1 (0x3F7)
80d11f44
JM		 1894#define SPR_DABRX (0x3F7)
1895#define SPR_40x_DAC2 (0x3F7)
1896#define SPR_MMUCFG (0x3F7)
1897#define SPR_LDSTCR (0x3F8)
1898#define SPR_L2PMCR (0x3F8)
bd928eba 1899#define SPR_750FX_HID2 (0x3F8)
80d11f44
JM		 1900#define SPR_Exxx_L1FINV0 (0x3F8)
1901#define SPR_L2CR (0x3F9)
80d11f44 1902#define SPR_L3CR (0x3FA)
bd928eba 1903#define SPR_750_TDCH (0x3FA)
80d11f44
JM		 1904#define SPR_IABR2 (0x3FA)
1905#define SPR_40x_DCCR (0x3FA)
1906#define SPR_ICTC (0x3FB)
1907#define SPR_40x_ICCR (0x3FB)
1908#define SPR_THRM1 (0x3FC)
1909#define SPR_403_PBL1 (0x3FC)
1910#define SPR_SP (0x3FD)
1911#define SPR_THRM2 (0x3FD)
1912#define SPR_403_PBU1 (0x3FD)
1913#define SPR_604_HID13 (0x3FD)
1914#define SPR_LT (0x3FE)
1915#define SPR_THRM3 (0x3FE)
1916#define SPR_RCPU_FPECR (0x3FE)
1917#define SPR_403_PBL2 (0x3FE)
1918#define SPR_PIR (0x3FF)
1919#define SPR_403_PBU2 (0x3FF)
1920#define SPR_601_HID15 (0x3FF)
1921#define SPR_604_HID15 (0x3FF)
1922#define SPR_E500_SVR (0x3FF)
79aceca5 1923
84755ed5
AG		 1924/* Disable MAS Interrupt Updates for Hypervisor */
1925#define EPCR_DMIUH (1 << 22)
1926/* Disable Guest TLB Management Instructions */
1927#define EPCR_DGTMI (1 << 23)
1928/* Guest Interrupt Computation Mode */
1929#define EPCR_GICM (1 << 24)
1930/* Interrupt Computation Mode */
1931#define EPCR_ICM (1 << 25)
1932/* Disable Embedded Hypervisor Debug */
1933#define EPCR_DUVD (1 << 26)
1934/* Instruction Storage Interrupt Directed to Guest State */
1935#define EPCR_ISIGS (1 << 27)
1936/* Data Storage Interrupt Directed to Guest State */
1937#define EPCR_DSIGS (1 << 28)
1938/* Instruction TLB Error Interrupt Directed to Guest State */
1939#define EPCR_ITLBGS (1 << 29)
1940/* Data TLB Error Interrupt Directed to Guest State */
1941#define EPCR_DTLBGS (1 << 30)
1942/* External Input Interrupt Directed to Guest State */
1943#define EPCR_EXTGS (1 << 31)
1944
ea71258d
AG		 1945#define L1CSR0_CPE 0x00010000 /* Data Cache Parity Enable */
1946#define L1CSR0_CUL 0x00000400 /* (D-)Cache Unable to Lock */
1947#define L1CSR0_DCLFR 0x00000100 /* D-Cache Lock Flash Reset */
1948#define L1CSR0_DCFI 0x00000002 /* Data Cache Flash Invalidate */
1949#define L1CSR0_DCE 0x00000001 /* Data Cache Enable */
1950
1951#define L1CSR1_CPE 0x00010000 /* Instruction Cache Parity Enable */
1952#define L1CSR1_ICUL 0x00000400 /* I-Cache Unable to Lock */
1953#define L1CSR1_ICLFR 0x00000100 /* I-Cache Lock Flash Reset */
1954#define L1CSR1_ICFI 0x00000002 /* Instruction Cache Flash Invalidate */
1955#define L1CSR1_ICE 0x00000001 /* Instruction Cache Enable */
1956
bbc01ca7 1957/* HID0 bits */
1488270e
BH		 1958#define HID0_DEEPNAP (1 << 24) /* pre-2.06 */
1959#define HID0_DOZE (1 << 23) /* pre-2.06 */
1960#define HID0_NAP (1 << 22) /* pre-2.06 */
1961#define HID0_HILE (1ull << (63 - 19)) /* POWER8 */
bbc01ca7 1962
c29b735c
NF		 1963/*****************************************************************************/
1964/* PowerPC Instructions types definitions */
1965enum {
1966 PPC_NONE = 0x0000000000000000ULL,
1967 /* PowerPC base instructions set */
1968 PPC_INSNS_BASE = 0x0000000000000001ULL,
1969 /* integer operations instructions */
1970#define PPC_INTEGER PPC_INSNS_BASE
1971 /* flow control instructions */
1972#define PPC_FLOW PPC_INSNS_BASE
1973 /* virtual memory instructions */
1974#define PPC_MEM PPC_INSNS_BASE
1975 /* ld/st with reservation instructions */
1976#define PPC_RES PPC_INSNS_BASE
1977 /* spr/msr access instructions */
1978#define PPC_MISC PPC_INSNS_BASE
1979 /* Deprecated instruction sets */
1980 /* Original POWER instruction set */
1981 PPC_POWER = 0x0000000000000002ULL,
1982 /* POWER2 instruction set extension */
1983 PPC_POWER2 = 0x0000000000000004ULL,
1984 /* Power RTC support */
1985 PPC_POWER_RTC = 0x0000000000000008ULL,
1986 /* Power-to-PowerPC bridge (601) */
1987 PPC_POWER_BR = 0x0000000000000010ULL,
1988 /* 64 bits PowerPC instruction set */
1989 PPC_64B = 0x0000000000000020ULL,
1990 /* New 64 bits extensions (PowerPC 2.0x) */
1991 PPC_64BX = 0x0000000000000040ULL,
1992 /* 64 bits hypervisor extensions */
1993 PPC_64H = 0x0000000000000080ULL,
1994 /* New wait instruction (PowerPC 2.0x) */
1995 PPC_WAIT = 0x0000000000000100ULL,
1996 /* Time base mftb instruction */
1997 PPC_MFTB = 0x0000000000000200ULL,
1998
1999 /* Fixed-point unit extensions */
2000 /* PowerPC 602 specific */
2001 PPC_602_SPEC = 0x0000000000000400ULL,
2002 /* isel instruction */
2003 PPC_ISEL = 0x0000000000000800ULL,
2004 /* popcntb instruction */
2005 PPC_POPCNTB = 0x0000000000001000ULL,
2006 /* string load / store */
2007 PPC_STRING = 0x0000000000002000ULL,
b7815375
BH		 2008 /* real mode cache inhibited load / store */
2009 PPC_CILDST = 0x0000000000004000ULL,
c29b735c
NF		 2010
2011 /* Floating-point unit extensions */
2012 /* Optional floating point instructions */
2013 PPC_FLOAT = 0x0000000000010000ULL,
2014 /* New floating-point extensions (PowerPC 2.0x) */
2015 PPC_FLOAT_EXT = 0x0000000000020000ULL,
2016 PPC_FLOAT_FSQRT = 0x0000000000040000ULL,
2017 PPC_FLOAT_FRES = 0x0000000000080000ULL,
2018 PPC_FLOAT_FRSQRTE = 0x0000000000100000ULL,
2019 PPC_FLOAT_FRSQRTES = 0x0000000000200000ULL,
2020 PPC_FLOAT_FSEL = 0x0000000000400000ULL,
2021 PPC_FLOAT_STFIWX = 0x0000000000800000ULL,
2022
2023 /* Vector/SIMD extensions */
2024 /* Altivec support */
2025 PPC_ALTIVEC = 0x0000000001000000ULL,
2026 /* PowerPC 2.03 SPE extension */
2027 PPC_SPE = 0x0000000002000000ULL,
2028 /* PowerPC 2.03 SPE single-precision floating-point extension */
2029 PPC_SPE_SINGLE = 0x0000000004000000ULL,
2030 /* PowerPC 2.03 SPE double-precision floating-point extension */
2031 PPC_SPE_DOUBLE = 0x0000000008000000ULL,
2032
2033 /* Optional memory control instructions */
2034 PPC_MEM_TLBIA = 0x0000000010000000ULL,
2035 PPC_MEM_TLBIE = 0x0000000020000000ULL,
2036 PPC_MEM_TLBSYNC = 0x0000000040000000ULL,
2037 /* sync instruction */
2038 PPC_MEM_SYNC = 0x0000000080000000ULL,
2039 /* eieio instruction */
2040 PPC_MEM_EIEIO = 0x0000000100000000ULL,
2041
2042 /* Cache control instructions */
2043 PPC_CACHE = 0x0000000200000000ULL,
2044 /* icbi instruction */
2045 PPC_CACHE_ICBI = 0x0000000400000000ULL,
8e33944f 2046 /* dcbz instruction */
c29b735c 2047 PPC_CACHE_DCBZ = 0x0000000800000000ULL,
c29b735c
NF		 2048 /* dcba instruction */
2049 PPC_CACHE_DCBA = 0x0000002000000000ULL,
2050 /* Freescale cache locking instructions */
2051 PPC_CACHE_LOCK = 0x0000004000000000ULL,
2052
2053 /* MMU related extensions */
2054 /* external control instructions */
2055 PPC_EXTERN = 0x0000010000000000ULL,
2056 /* segment register access instructions */
2057 PPC_SEGMENT = 0x0000020000000000ULL,
2058 /* PowerPC 6xx TLB management instructions */
2059 PPC_6xx_TLB = 0x0000040000000000ULL,
2060 /* PowerPC 74xx TLB management instructions */
2061 PPC_74xx_TLB = 0x0000080000000000ULL,
2062 /* PowerPC 40x TLB management instructions */
2063 PPC_40x_TLB = 0x0000100000000000ULL,
2064 /* segment register access instructions for PowerPC 64 "bridge" */
2065 PPC_SEGMENT_64B = 0x0000200000000000ULL,
2066 /* SLB management */
2067 PPC_SLBI = 0x0000400000000000ULL,
2068
2069 /* Embedded PowerPC dedicated instructions */
2070 PPC_WRTEE = 0x0001000000000000ULL,
2071 /* PowerPC 40x exception model */
2072 PPC_40x_EXCP = 0x0002000000000000ULL,
2073 /* PowerPC 405 Mac instructions */
2074 PPC_405_MAC = 0x0004000000000000ULL,
2075 /* PowerPC 440 specific instructions */
2076 PPC_440_SPEC = 0x0008000000000000ULL,
2077 /* BookE (embedded) PowerPC specification */
2078 PPC_BOOKE = 0x0010000000000000ULL,
2079 /* mfapidi instruction */
2080 PPC_MFAPIDI = 0x0020000000000000ULL,
2081 /* tlbiva instruction */
2082 PPC_TLBIVA = 0x0040000000000000ULL,
2083 /* tlbivax instruction */
2084 PPC_TLBIVAX = 0x0080000000000000ULL,
2085 /* PowerPC 4xx dedicated instructions */
2086 PPC_4xx_COMMON = 0x0100000000000000ULL,
2087 /* PowerPC 40x ibct instructions */
2088 PPC_40x_ICBT = 0x0200000000000000ULL,
2089 /* rfmci is not implemented in all BookE PowerPC */
2090 PPC_RFMCI = 0x0400000000000000ULL,
2091 /* rfdi instruction */
2092 PPC_RFDI = 0x0800000000000000ULL,
2093 /* DCR accesses */
2094 PPC_DCR = 0x1000000000000000ULL,
2095 /* DCR extended accesse */
2096 PPC_DCRX = 0x2000000000000000ULL,
2097 /* user-mode DCR access, implemented in PowerPC 460 */
2098 PPC_DCRUX = 0x4000000000000000ULL,
eaabeef2
DG		 2099 /* popcntw and popcntd instructions */
2100 PPC_POPCNTWD = 0x8000000000000000ULL,
01662f3e 2101
02d4eae4
DG		 2102#define PPC_TCG_INSNS (PPC_INSNS_BASE | PPC_POWER | PPC_POWER2 \
2103 | PPC_POWER_RTC | PPC_POWER_BR | PPC_64B \
2104 | PPC_64BX | PPC_64H | PPC_WAIT | PPC_MFTB \
2105 | PPC_602_SPEC | PPC_ISEL | PPC_POPCNTB \
2106 | PPC_STRING | PPC_FLOAT | PPC_FLOAT_EXT \
2107 | PPC_FLOAT_FSQRT | PPC_FLOAT_FRES \
2108 | PPC_FLOAT_FRSQRTE | PPC_FLOAT_FRSQRTES \
2109 | PPC_FLOAT_FSEL | PPC_FLOAT_STFIWX \
2110 | PPC_ALTIVEC | PPC_SPE | PPC_SPE_SINGLE \
2111 | PPC_SPE_DOUBLE | PPC_MEM_TLBIA \
2112 | PPC_MEM_TLBIE | PPC_MEM_TLBSYNC \
2113 | PPC_MEM_SYNC | PPC_MEM_EIEIO \
2114 | PPC_CACHE | PPC_CACHE_ICBI \
8e33944f 2115 | PPC_CACHE_DCBZ \
02d4eae4
DG		 2116 | PPC_CACHE_DCBA | PPC_CACHE_LOCK \
2117 | PPC_EXTERN | PPC_SEGMENT | PPC_6xx_TLB \
2118 | PPC_74xx_TLB | PPC_40x_TLB | PPC_SEGMENT_64B \
2119 | PPC_SLBI | PPC_WRTEE | PPC_40x_EXCP \
2120 | PPC_405_MAC | PPC_440_SPEC | PPC_BOOKE \
2121 | PPC_MFAPIDI | PPC_TLBIVA | PPC_TLBIVAX \
2122 | PPC_4xx_COMMON | PPC_40x_ICBT | PPC_RFMCI \
2123 | PPC_RFDI | PPC_DCR | PPC_DCRX | PPC_DCRUX \
b7815375 2124 | PPC_POPCNTWD | PPC_CILDST)
02d4eae4 2125
01662f3e
AG		 2126 /* extended type values */
2127
2128 /* BookE 2.06 PowerPC specification */
2129 PPC2_BOOKE206 = 0x0000000000000001ULL,
a7342588
DG		 2130 /* VSX (extensions to Altivec / VMX) */
2131 PPC2_VSX = 0x0000000000000002ULL,
2132 /* Decimal Floating Point (DFP) */
2133 PPC2_DFP = 0x0000000000000004ULL,
3f9f6a50
AG		 2134 /* Embedded.Processor Control */
2135 PPC2_PRCNTL = 0x0000000000000008ULL,
cd6e9320
TH		 2136 /* Byte-reversed, indexed, double-word load and store */
2137 PPC2_DBRX = 0x0000000000000010ULL,
9c2627b0
AJ		 2138 /* Book I 2.05 PowerPC specification */
2139 PPC2_ISA205 = 0x0000000000000020ULL,
dbcc48fa
TM		 2140 /* VSX additions in ISA 2.07 */
2141 PPC2_VSX207 = 0x0000000000000040ULL,
86ba37ed
TM		 2142 /* ISA 2.06B bpermd */
2143 PPC2_PERM_ISA206 = 0x0000000000000080ULL,
a824bc19
TM		 2144 /* ISA 2.06B divide extended variants */
2145 PPC2_DIVE_ISA206 = 0x0000000000000100ULL,
1fa6c533
TM		 2146 /* ISA 2.06B larx/stcx. instructions */
2147 PPC2_ATOMIC_ISA206 = 0x0000000000000200ULL,
1b0bd002
TM		 2148 /* ISA 2.06B floating point integer conversion */
2149 PPC2_FP_CVT_ISA206 = 0x0000000000000400ULL,
29a0e4e9
TM		 2150 /* ISA 2.06B floating point test instructions */
2151 PPC2_FP_TST_ISA206 = 0x0000000000000800ULL,
94840e07
TM		 2152 /* ISA 2.07 bctar instruction */
2153 PPC2_BCTAR_ISA207 = 0x0000000000001000ULL,
38a85337
TM		 2154 /* ISA 2.07 load/store quadword */
2155 PPC2_LSQ_ISA207 = 0x0000000000002000ULL,
32ea54ab
TM		 2156 /* ISA 2.07 Altivec */
2157 PPC2_ALTIVEC_207 = 0x0000000000004000ULL,
df99d30d
AK		 2158 /* PowerISA 2.07 Book3s specification */
2159 PPC2_ISA207S = 0x0000000000008000ULL,
4171853c
PM		 2160 /* Double precision floating point conversion for signed integer 64 */
2161 PPC2_FP_CVT_S64 = 0x0000000000010000ULL,
f90468b6
TM		 2162 /* Transactional Memory (ISA 2.07, Book II) */
2163 PPC2_TM = 0x0000000000020000ULL,
7778a575
BH		 2164 /* Server PM instructgions (ISA 2.06, Book III) */
2165 PPC2_PM_ISA206 = 0x0000000000040000ULL,
eb640b13
ND		 2166 /* POWER ISA 3.0 */
2167 PPC2_ISA300 = 0x0000000000080000ULL,
02d4eae4 2168
74f23997 2169#define PPC_TCG_INSNS2 (PPC2_BOOKE206 | PPC2_VSX | PPC2_PRCNTL | PPC2_DBRX | \
a824bc19 2170 PPC2_ISA205 | PPC2_VSX207 | PPC2_PERM_ISA206 | \
1b0bd002 2171 PPC2_DIVE_ISA206 | PPC2_ATOMIC_ISA206 | \
94840e07 2172 PPC2_FP_CVT_ISA206 | PPC2_FP_TST_ISA206 | \
32ea54ab 2173 PPC2_BCTAR_ISA207 | PPC2_LSQ_ISA207 | \
4171853c 2174 PPC2_ALTIVEC_207 | PPC2_ISA207S | PPC2_DFP | \
eb640b13
ND		 2175 PPC2_FP_CVT_S64 | PPC2_TM | PPC2_PM_ISA206 | \
2176 PPC2_ISA300)
c29b735c
NF		 2177};
2178
76a66253 2179/*****************************************************************************/
9a64fbe4
FB		 2180/* Memory access type :
2181 * may be needed for precise access rights control and precise exceptions.
2182 */
79aceca5 2183enum {
9a64fbe4
FB		 2184 /* 1 bit to define user level / supervisor access */
2185 ACCESS_USER = 0x00,
2186 ACCESS_SUPER = 0x01,
2187 /* Type of instruction that generated the access */
2188 ACCESS_CODE = 0x10, /* Code fetch access */
2189 ACCESS_INT = 0x20, /* Integer load/store access */
2190 ACCESS_FLOAT = 0x30, /* floating point load/store access */
2191 ACCESS_RES = 0x40, /* load/store with reservation */
2192 ACCESS_EXT = 0x50, /* external access */
2193 ACCESS_CACHE = 0x60, /* Cache manipulation */
2194};
2195
47103572
JM		 2196/* Hardware interruption sources:
2197 * all those exception can be raised simulteaneously
2198 */
e9df014c
JM		 2199/* Input pins definitions */
2200enum {
2201 /* 6xx bus input pins */
24be5ae3
JM		 2202 PPC6xx_INPUT_HRESET = 0,
2203 PPC6xx_INPUT_SRESET = 1,
2204 PPC6xx_INPUT_CKSTP_IN = 2,
2205 PPC6xx_INPUT_MCP = 3,
2206 PPC6xx_INPUT_SMI = 4,
2207 PPC6xx_INPUT_INT = 5,
d68f1306
JM		 2208 PPC6xx_INPUT_TBEN = 6,
2209 PPC6xx_INPUT_WAKEUP = 7,
2210 PPC6xx_INPUT_NB,
24be5ae3
JM		 2211};
2212
2213enum {
e9df014c 2214 /* Embedded PowerPC input pins */
24be5ae3
JM		 2215 PPCBookE_INPUT_HRESET = 0,
2216 PPCBookE_INPUT_SRESET = 1,
2217 PPCBookE_INPUT_CKSTP_IN = 2,
2218 PPCBookE_INPUT_MCP = 3,
2219 PPCBookE_INPUT_SMI = 4,
2220 PPCBookE_INPUT_INT = 5,
2221 PPCBookE_INPUT_CINT = 6,
d68f1306 2222 PPCBookE_INPUT_NB,
24be5ae3
JM		 2223};
2224
9fdc60bf
AJ		 2225enum {
2226 /* PowerPC E500 input pins */
2227 PPCE500_INPUT_RESET_CORE = 0,
2228 PPCE500_INPUT_MCK = 1,
2229 PPCE500_INPUT_CINT = 3,
2230 PPCE500_INPUT_INT = 4,
2231 PPCE500_INPUT_DEBUG = 6,
2232 PPCE500_INPUT_NB,
2233};
2234
a750fc0b 2235enum {
4e290a0b
JM		 2236 /* PowerPC 40x input pins */
2237 PPC40x_INPUT_RESET_CORE = 0,
2238 PPC40x_INPUT_RESET_CHIP = 1,
2239 PPC40x_INPUT_RESET_SYS = 2,
2240 PPC40x_INPUT_CINT = 3,
2241 PPC40x_INPUT_INT = 4,
2242 PPC40x_INPUT_HALT = 5,
2243 PPC40x_INPUT_DEBUG = 6,
2244 PPC40x_INPUT_NB,
e9df014c
JM		 2245};
2246
b4095fed
JM		 2247enum {
2248 /* RCPU input pins */
2249 PPCRCPU_INPUT_PORESET = 0,
2250 PPCRCPU_INPUT_HRESET = 1,
2251 PPCRCPU_INPUT_SRESET = 2,
2252 PPCRCPU_INPUT_IRQ0 = 3,
2253 PPCRCPU_INPUT_IRQ1 = 4,
2254 PPCRCPU_INPUT_IRQ2 = 5,
2255 PPCRCPU_INPUT_IRQ3 = 6,
2256 PPCRCPU_INPUT_IRQ4 = 7,
2257 PPCRCPU_INPUT_IRQ5 = 8,
2258 PPCRCPU_INPUT_IRQ6 = 9,
2259 PPCRCPU_INPUT_IRQ7 = 10,
2260 PPCRCPU_INPUT_NB,
2261};
2262
00af685f 2263#if defined(TARGET_PPC64)
d0dfae6e
JM		 2264enum {
2265 /* PowerPC 970 input pins */
2266 PPC970_INPUT_HRESET = 0,
2267 PPC970_INPUT_SRESET = 1,
2268 PPC970_INPUT_CKSTP = 2,
2269 PPC970_INPUT_TBEN = 3,
2270 PPC970_INPUT_MCP = 4,
2271 PPC970_INPUT_INT = 5,
2272 PPC970_INPUT_THINT = 6,
7b62a955 2273 PPC970_INPUT_NB,
9d52e907
DG		 2274};
2275
2276enum {
2277 /* POWER7 input pins */
2278 POWER7_INPUT_INT = 0,
2279 /* POWER7 probably has other inputs, but we don't care about them
2280 * for any existing machine. We can wire these up when we need
2281 * them */
2282 POWER7_INPUT_NB,
d0dfae6e 2283};
00af685f 2284#endif
d0dfae6e 2285
e9df014c 2286/* Hardware exceptions definitions */
47103572 2287enum {
e9df014c 2288 /* External hardware exception sources */
e1833e1f 2289 PPC_INTERRUPT_RESET = 0, /* Reset exception */
d68f1306
JM		 2290 PPC_INTERRUPT_WAKEUP, /* Wakeup exception */
2291 PPC_INTERRUPT_MCK, /* Machine check exception */
2292 PPC_INTERRUPT_EXT, /* External interrupt */
2293 PPC_INTERRUPT_SMI, /* System management interrupt */
2294 PPC_INTERRUPT_CEXT, /* Critical external interrupt */
2295 PPC_INTERRUPT_DEBUG, /* External debug exception */
2296 PPC_INTERRUPT_THERM, /* Thermal exception */
e9df014c 2297 /* Internal hardware exception sources */
d68f1306
JM		 2298 PPC_INTERRUPT_DECR, /* Decrementer exception */
2299 PPC_INTERRUPT_HDECR, /* Hypervisor decrementer exception */
2300 PPC_INTERRUPT_PIT, /* Programmable inteval timer interrupt */
2301 PPC_INTERRUPT_FIT, /* Fixed interval timer interrupt */
2302 PPC_INTERRUPT_WDT, /* Watchdog timer interrupt */
2303 PPC_INTERRUPT_CDOORBELL, /* Critical doorbell interrupt */
2304 PPC_INTERRUPT_DOORBELL, /* Doorbell interrupt */
2305 PPC_INTERRUPT_PERFM, /* Performance monitor interrupt */
f03a1af5
BH		 2306 PPC_INTERRUPT_HMI, /* Hypervisor Maintainance interrupt */
2307 PPC_INTERRUPT_HDOORBELL, /* Hypervisor Doorbell interrupt */
47103572
JM		 2308};
2309
6d9412ea
AK		 2310/* Processor Compatibility mask (PCR) */
2311enum {
2312 PCR_COMPAT_2_05 = 1ull << (63-62),
2313 PCR_COMPAT_2_06 = 1ull << (63-61),
8cd2ce7a 2314 PCR_COMPAT_2_07 = 1ull << (63-60),
216c944e 2315 PCR_COMPAT_3_00 = 1ull << (63-59),
6d9412ea
AK		 2316 PCR_VEC_DIS = 1ull << (63-0), /* Vec. disable (bit NA since POWER8) */
2317 PCR_VSX_DIS = 1ull << (63-1), /* VSX disable (bit NA since POWER8) */
2318 PCR_TM_DIS = 1ull << (63-2), /* Trans. memory disable (POWER8) */
2319};
2320
1488270e
BH		 2321/* HMER/HMEER */
2322enum {
2323 HMER_MALFUNCTION_ALERT = 1ull << (63 - 0),
2324 HMER_PROC_RECV_DONE = 1ull << (63 - 2),
2325 HMER_PROC_RECV_ERROR_MASKED = 1ull << (63 - 3),
2326 HMER_TFAC_ERROR = 1ull << (63 - 4),
2327 HMER_TFMR_PARITY_ERROR = 1ull << (63 - 5),
2328 HMER_XSCOM_FAIL = 1ull << (63 - 8),
2329 HMER_XSCOM_DONE = 1ull << (63 - 9),
2330 HMER_PROC_RECV_AGAIN = 1ull << (63 - 11),
2331 HMER_WARN_RISE = 1ull << (63 - 14),
2332 HMER_WARN_FALL = 1ull << (63 - 15),
2333 HMER_SCOM_FIR_HMI = 1ull << (63 - 16),
2334 HMER_TRIG_FIR_HMI = 1ull << (63 - 17),
2335 HMER_HYP_RESOURCE_ERR = 1ull << (63 - 20),
2336 HMER_XSCOM_STATUS_MASK = 7ull << (63 - 23),
2337 HMER_XSCOM_STATUS_LSH = (63 - 23),
2338};
2339
5c94b2a5
CLG		 2340/* Alternate Interrupt Location (AIL) */
2341enum {
2342 AIL_NONE = 0,
2343 AIL_RESERVED = 1,
2344 AIL_0001_8000 = 2,
2345 AIL_C000_0000_0000_4000 = 3,
2346};
2347
9a64fbe4
FB		 2348/*****************************************************************************/
2349
dd09c361 2350#define is_isa300(ctx) (!!(ctx->insns_flags2 & PPC2_ISA300))
00b70788
ND		 2351target_ulong cpu_read_xer(CPUPPCState *env);
2352void cpu_write_xer(CPUPPCState *env, target_ulong xer);
da91a00f 2353
1328c2bf 2354static inline void cpu_get_tb_cpu_state(CPUPPCState *env, target_ulong *pc,
89fee74a 2355 target_ulong *cs_base, uint32_t *flags)
6b917547
AL		 2356{
2357 *pc = env->nip;
2358 *cs_base = 0;
2359 *flags = env->hflags;
2360}
2361
db789c6c
BH		 2362void QEMU_NORETURN raise_exception(CPUPPCState *env, uint32_t exception);
2363void QEMU_NORETURN raise_exception_ra(CPUPPCState *env, uint32_t exception,
2364 uintptr_t raddr);
2365void QEMU_NORETURN raise_exception_err(CPUPPCState *env, uint32_t exception,
2366 uint32_t error_code);
2367void QEMU_NORETURN raise_exception_err_ra(CPUPPCState *env, uint32_t exception,
2368 uint32_t error_code, uintptr_t raddr);
2369
01662f3e 2370#if !defined(CONFIG_USER_ONLY)
1328c2bf 2371static inline int booke206_tlbm_id(CPUPPCState *env, ppcmas_tlb_t *tlbm)
01662f3e 2372{
d1e256fe 2373 uintptr_t tlbml = (uintptr_t)tlbm;
1c53accc 2374 uintptr_t tlbl = (uintptr_t)env->tlb.tlbm;
01662f3e 2375
1c53accc 2376 return (tlbml - tlbl) / sizeof(env->tlb.tlbm[0]);
01662f3e
AG		 2377}
2378
1328c2bf 2379static inline int booke206_tlb_size(CPUPPCState *env, int tlbn)
01662f3e
AG		 2380{
2381 uint32_t tlbncfg = env->spr[SPR_BOOKE_TLB0CFG + tlbn];
2382 int r = tlbncfg & TLBnCFG_N_ENTRY;
2383 return r;
2384}
2385
1328c2bf 2386static inline int booke206_tlb_ways(CPUPPCState *env, int tlbn)
01662f3e
AG		 2387{
2388 uint32_t tlbncfg = env->spr[SPR_BOOKE_TLB0CFG + tlbn];
2389 int r = tlbncfg >> TLBnCFG_ASSOC_SHIFT;
2390 return r;
2391}
2392
1328c2bf 2393static inline int booke206_tlbm_to_tlbn(CPUPPCState *env, ppcmas_tlb_t *tlbm)
01662f3e 2394{
d1e256fe 2395 int id = booke206_tlbm_id(env, tlbm);
01662f3e
AG		 2396 int end = 0;
2397 int i;
2398
2399 for (i = 0; i < BOOKE206_MAX_TLBN; i++) {
2400 end += booke206_tlb_size(env, i);
2401 if (id < end) {
2402 return i;
2403 }
2404 }
2405
a47dddd7 2406 cpu_abort(CPU(ppc_env_get_cpu(env)), "Unknown TLBe: %d\n", id);
01662f3e
AG		 2407 return 0;
2408}
2409
1328c2bf 2410static inline int booke206_tlbm_to_way(CPUPPCState *env, ppcmas_tlb_t *tlb)
01662f3e 2411{
d1e256fe
AG		 2412 int tlbn = booke206_tlbm_to_tlbn(env, tlb);
2413 int tlbid = booke206_tlbm_id(env, tlb);
01662f3e
AG		 2414 return tlbid & (booke206_tlb_ways(env, tlbn) - 1);
2415}
2416
1328c2bf 2417static inline ppcmas_tlb_t *booke206_get_tlbm(CPUPPCState *env, const int tlbn,
01662f3e
AG		 2418 target_ulong ea, int way)
2419{
2420 int r;
2421 uint32_t ways = booke206_tlb_ways(env, tlbn);
786a4ea8
SH		 2422 int ways_bits = ctz32(ways);
2423 int tlb_bits = ctz32(booke206_tlb_size(env, tlbn));
01662f3e
AG		 2424 int i;
2425
2426 way &= ways - 1;
2427 ea >>= MAS2_EPN_SHIFT;
2428 ea &= (1 << (tlb_bits - ways_bits)) - 1;
2429 r = (ea << ways_bits) | way;
2430
3f162d11
AG		 2431 if (r >= booke206_tlb_size(env, tlbn)) {
2432 return NULL;
2433 }
2434
01662f3e
AG		 2435 /* bump up to tlbn index */
2436 for (i = 0; i < tlbn; i++) {
2437 r += booke206_tlb_size(env, i);
2438 }
2439
1c53accc 2440 return &env->tlb.tlbm[r];
01662f3e
AG		 2441}
2442
a1ef618a 2443/* returns bitmap of supported page sizes for a given TLB */
1328c2bf 2444static inline uint32_t booke206_tlbnps(CPUPPCState *env, const int tlbn)
a1ef618a
AG		 2445{
2446 bool mav2 = false;
2447 uint32_t ret = 0;
2448
2449 if (mav2) {
2450 ret = env->spr[SPR_BOOKE_TLB0PS + tlbn];
2451 } else {
2452 uint32_t tlbncfg = env->spr[SPR_BOOKE_TLB0CFG + tlbn];
2453 uint32_t min = (tlbncfg & TLBnCFG_MINSIZE) >> TLBnCFG_MINSIZE_SHIFT;
2454 uint32_t max = (tlbncfg & TLBnCFG_MAXSIZE) >> TLBnCFG_MAXSIZE_SHIFT;
2455 int i;
2456 for (i = min; i <= max; i++) {
2457 ret |= (1 << (i << 1));
2458 }
2459 }
2460
2461 return ret;
2462}
2463
01662f3e
AG		 2464#endif
2465
e42a61f1
AG		 2466static inline bool msr_is_64bit(CPUPPCState *env, target_ulong msr)
2467{
2468 if (env->mmu_model == POWERPC_MMU_BOOKE206) {
2469 return msr & (1ULL << MSR_CM);
2470 }
2471
2472 return msr & (1ULL << MSR_SF);
2473}
2474
afbee712
TH		 2475/**
2476 * Check whether register rx is in the range between start and
2477 * start + nregs (as needed by the LSWX and LSWI instructions)
2478 */
2479static inline bool lsw_reg_in_range(int start, int nregs, int rx)
2480{
2481 return (start + nregs <= 32 && rx >= start && rx < start + nregs) ||
2482 (start + nregs > 32 && (rx >= start || rx < start + nregs - 32));
2483}
2484
1328c2bf 2485void dump_mmu(FILE *f, fprintf_function cpu_fprintf, CPUPPCState *env);
bebabbc7 2486
0ce470cd
AK		 2487/**
2488 * ppc_get_vcpu_dt_id:
2489 * @cs: a PowerPCCPU struct.
2490 *
2491 * Returns a device-tree ID for a CPU.
2492 */
2493int ppc_get_vcpu_dt_id(PowerPCCPU *cpu);
2494
2495/**
2496 * ppc_get_vcpu_by_dt_id:
2497 * @cpu_dt_id: a device tree id
2498 *
2499 * Searches for a CPU by @cpu_dt_id.
2500 *
2501 * Returns: a PowerPCCPU struct
2502 */
2503PowerPCCPU *ppc_get_vcpu_by_dt_id(int cpu_dt_id);
2504
376dbce0 2505void ppc_maybe_bswap_register(CPUPPCState *env, uint8_t *mem_buf, int len);
07f5a258 2506#endif /* PPC_CPU_H */
QEMU mirror