]>
Commit | Line | Data |
---|---|---|
dc5bd18f MC |
1 | /* |
2 | * QEMU RISC-V CPU | |
3 | * | |
4 | * Copyright (c) 2016-2017 Sagar Karandikar, sagark@eecs.berkeley.edu | |
5 | * Copyright (c) 2017-2018 SiFive, Inc. | |
6 | * | |
7 | * This program is free software; you can redistribute it and/or modify it | |
8 | * under the terms and conditions of the GNU General Public License, | |
9 | * version 2 or later, as published by the Free Software Foundation. | |
10 | * | |
11 | * This program is distributed in the hope it will be useful, but WITHOUT | |
12 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
13 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
14 | * more details. | |
15 | * | |
16 | * You should have received a copy of the GNU General Public License along with | |
17 | * this program. If not, see <http://www.gnu.org/licenses/>. | |
18 | */ | |
19 | ||
20 | #include "qemu/osdep.h" | |
0442428a | 21 | #include "qemu/qemu-print.h" |
856dfd8a | 22 | #include "qemu/ctype.h" |
dc5bd18f MC |
23 | #include "qemu/log.h" |
24 | #include "cpu.h" | |
95bd8daa | 25 | #include "cpu_vendorid.h" |
14664483 | 26 | #include "pmu.h" |
f7697f0e | 27 | #include "internals.h" |
43888c2f | 28 | #include "time_helper.h" |
dc5bd18f MC |
29 | #include "exec/exec-all.h" |
30 | #include "qapi/error.h" | |
6f23aaeb | 31 | #include "qapi/visitor.h" |
b55d7d34 | 32 | #include "qemu/error-report.h" |
c4e95030 | 33 | #include "hw/qdev-properties.h" |
dc5bd18f | 34 | #include "migration/vmstate.h" |
135b03cb | 35 | #include "fpu/softfloat-helpers.h" |
ad40be27 YJ |
36 | #include "sysemu/kvm.h" |
37 | #include "kvm_riscv.h" | |
0489d5bd | 38 | #include "tcg/tcg.h" |
dc5bd18f MC |
39 | |
40 | /* RISC-V CPU definitions */ | |
41 | ||
9951ba94 FC |
42 | #define RISCV_CPU_MARCHID ((QEMU_VERSION_MAJOR << 16) | \ |
43 | (QEMU_VERSION_MINOR << 8) | \ | |
44 | (QEMU_VERSION_MICRO)) | |
075eeda9 | 45 | #define RISCV_CPU_MIMPID RISCV_CPU_MARCHID |
9951ba94 | 46 | |
0e2c3770 | 47 | static const char riscv_single_letter_exts[] = "IEMAFDQCPVH"; |
dc5bd18f | 48 | |
a775398b AP |
49 | struct isa_ext_data { |
50 | const char *name; | |
9a1f054d AP |
51 | int min_version; |
52 | int ext_enable_offset; | |
a775398b AP |
53 | }; |
54 | ||
ccc84a75 DHB |
55 | #define ISA_EXT_DATA_ENTRY(_name, _min_ver, _prop) \ |
56 | {#_name, _min_ver, offsetof(struct RISCVCPUConfig, _prop)} | |
9a1f054d | 57 | |
3b57254d | 58 | /* |
9a1f054d AP |
59 | * Here are the ordering rules of extension naming defined by RISC-V |
60 | * specification : | |
61 | * 1. All extensions should be separated from other multi-letter extensions | |
62 | * by an underscore. | |
63 | * 2. The first letter following the 'Z' conventionally indicates the most | |
64 | * closely related alphabetical extension category, IMAFDQLCBKJTPVH. | |
65 | * If multiple 'Z' extensions are named, they should be ordered first | |
66 | * by category, then alphabetically within a category. | |
67 | * 3. Standard supervisor-level extensions (starts with 'S') should be | |
68 | * listed after standard unprivileged extensions. If multiple | |
69 | * supervisor-level extensions are listed, they should be ordered | |
70 | * alphabetically. | |
71 | * 4. Non-standard extensions (starts with 'X') must be listed after all | |
72 | * standard extensions. They must be separated from other multi-letter | |
73 | * extensions by an underscore. | |
6508272a DHB |
74 | * |
75 | * Single letter extensions are checked in riscv_cpu_validate_misa_priv() | |
76 | * instead. | |
9a1f054d AP |
77 | */ |
78 | static const struct isa_ext_data isa_edata_arr[] = { | |
ccc84a75 DHB |
79 | ISA_EXT_DATA_ENTRY(zicbom, PRIV_VERSION_1_12_0, ext_icbom), |
80 | ISA_EXT_DATA_ENTRY(zicboz, PRIV_VERSION_1_12_0, ext_icboz), | |
81 | ISA_EXT_DATA_ENTRY(zicond, PRIV_VERSION_1_12_0, ext_zicond), | |
82 | ISA_EXT_DATA_ENTRY(zicsr, PRIV_VERSION_1_10_0, ext_icsr), | |
83 | ISA_EXT_DATA_ENTRY(zifencei, PRIV_VERSION_1_10_0, ext_ifencei), | |
84 | ISA_EXT_DATA_ENTRY(zihintpause, PRIV_VERSION_1_10_0, ext_zihintpause), | |
85 | ISA_EXT_DATA_ENTRY(zawrs, PRIV_VERSION_1_12_0, ext_zawrs), | |
86 | ISA_EXT_DATA_ENTRY(zfh, PRIV_VERSION_1_11_0, ext_zfh), | |
87 | ISA_EXT_DATA_ENTRY(zfhmin, PRIV_VERSION_1_11_0, ext_zfhmin), | |
88 | ISA_EXT_DATA_ENTRY(zfinx, PRIV_VERSION_1_12_0, ext_zfinx), | |
89 | ISA_EXT_DATA_ENTRY(zdinx, PRIV_VERSION_1_12_0, ext_zdinx), | |
90 | ISA_EXT_DATA_ENTRY(zca, PRIV_VERSION_1_12_0, ext_zca), | |
91 | ISA_EXT_DATA_ENTRY(zcb, PRIV_VERSION_1_12_0, ext_zcb), | |
92 | ISA_EXT_DATA_ENTRY(zcf, PRIV_VERSION_1_12_0, ext_zcf), | |
93 | ISA_EXT_DATA_ENTRY(zcd, PRIV_VERSION_1_12_0, ext_zcd), | |
94 | ISA_EXT_DATA_ENTRY(zce, PRIV_VERSION_1_12_0, ext_zce), | |
95 | ISA_EXT_DATA_ENTRY(zcmp, PRIV_VERSION_1_12_0, ext_zcmp), | |
96 | ISA_EXT_DATA_ENTRY(zcmt, PRIV_VERSION_1_12_0, ext_zcmt), | |
97 | ISA_EXT_DATA_ENTRY(zba, PRIV_VERSION_1_12_0, ext_zba), | |
98 | ISA_EXT_DATA_ENTRY(zbb, PRIV_VERSION_1_12_0, ext_zbb), | |
99 | ISA_EXT_DATA_ENTRY(zbc, PRIV_VERSION_1_12_0, ext_zbc), | |
100 | ISA_EXT_DATA_ENTRY(zbkb, PRIV_VERSION_1_12_0, ext_zbkb), | |
101 | ISA_EXT_DATA_ENTRY(zbkc, PRIV_VERSION_1_12_0, ext_zbkc), | |
102 | ISA_EXT_DATA_ENTRY(zbkx, PRIV_VERSION_1_12_0, ext_zbkx), | |
103 | ISA_EXT_DATA_ENTRY(zbs, PRIV_VERSION_1_12_0, ext_zbs), | |
104 | ISA_EXT_DATA_ENTRY(zk, PRIV_VERSION_1_12_0, ext_zk), | |
105 | ISA_EXT_DATA_ENTRY(zkn, PRIV_VERSION_1_12_0, ext_zkn), | |
106 | ISA_EXT_DATA_ENTRY(zknd, PRIV_VERSION_1_12_0, ext_zknd), | |
107 | ISA_EXT_DATA_ENTRY(zkne, PRIV_VERSION_1_12_0, ext_zkne), | |
108 | ISA_EXT_DATA_ENTRY(zknh, PRIV_VERSION_1_12_0, ext_zknh), | |
109 | ISA_EXT_DATA_ENTRY(zkr, PRIV_VERSION_1_12_0, ext_zkr), | |
110 | ISA_EXT_DATA_ENTRY(zks, PRIV_VERSION_1_12_0, ext_zks), | |
111 | ISA_EXT_DATA_ENTRY(zksed, PRIV_VERSION_1_12_0, ext_zksed), | |
112 | ISA_EXT_DATA_ENTRY(zksh, PRIV_VERSION_1_12_0, ext_zksh), | |
113 | ISA_EXT_DATA_ENTRY(zkt, PRIV_VERSION_1_12_0, ext_zkt), | |
114 | ISA_EXT_DATA_ENTRY(zve32f, PRIV_VERSION_1_10_0, ext_zve32f), | |
115 | ISA_EXT_DATA_ENTRY(zve64f, PRIV_VERSION_1_10_0, ext_zve64f), | |
116 | ISA_EXT_DATA_ENTRY(zve64d, PRIV_VERSION_1_10_0, ext_zve64d), | |
117 | ISA_EXT_DATA_ENTRY(zvfh, PRIV_VERSION_1_12_0, ext_zvfh), | |
118 | ISA_EXT_DATA_ENTRY(zvfhmin, PRIV_VERSION_1_12_0, ext_zvfhmin), | |
119 | ISA_EXT_DATA_ENTRY(zhinx, PRIV_VERSION_1_12_0, ext_zhinx), | |
120 | ISA_EXT_DATA_ENTRY(zhinxmin, PRIV_VERSION_1_12_0, ext_zhinxmin), | |
121 | ISA_EXT_DATA_ENTRY(smaia, PRIV_VERSION_1_12_0, ext_smaia), | |
122 | ISA_EXT_DATA_ENTRY(ssaia, PRIV_VERSION_1_12_0, ext_ssaia), | |
123 | ISA_EXT_DATA_ENTRY(sscofpmf, PRIV_VERSION_1_12_0, ext_sscofpmf), | |
124 | ISA_EXT_DATA_ENTRY(sstc, PRIV_VERSION_1_12_0, ext_sstc), | |
125 | ISA_EXT_DATA_ENTRY(svadu, PRIV_VERSION_1_12_0, ext_svadu), | |
126 | ISA_EXT_DATA_ENTRY(svinval, PRIV_VERSION_1_12_0, ext_svinval), | |
127 | ISA_EXT_DATA_ENTRY(svnapot, PRIV_VERSION_1_12_0, ext_svnapot), | |
128 | ISA_EXT_DATA_ENTRY(svpbmt, PRIV_VERSION_1_12_0, ext_svpbmt), | |
129 | ISA_EXT_DATA_ENTRY(xtheadba, PRIV_VERSION_1_11_0, ext_xtheadba), | |
130 | ISA_EXT_DATA_ENTRY(xtheadbb, PRIV_VERSION_1_11_0, ext_xtheadbb), | |
131 | ISA_EXT_DATA_ENTRY(xtheadbs, PRIV_VERSION_1_11_0, ext_xtheadbs), | |
132 | ISA_EXT_DATA_ENTRY(xtheadcmo, PRIV_VERSION_1_11_0, ext_xtheadcmo), | |
133 | ISA_EXT_DATA_ENTRY(xtheadcondmov, PRIV_VERSION_1_11_0, ext_xtheadcondmov), | |
134 | ISA_EXT_DATA_ENTRY(xtheadfmemidx, PRIV_VERSION_1_11_0, ext_xtheadfmemidx), | |
135 | ISA_EXT_DATA_ENTRY(xtheadfmv, PRIV_VERSION_1_11_0, ext_xtheadfmv), | |
136 | ISA_EXT_DATA_ENTRY(xtheadmac, PRIV_VERSION_1_11_0, ext_xtheadmac), | |
137 | ISA_EXT_DATA_ENTRY(xtheadmemidx, PRIV_VERSION_1_11_0, ext_xtheadmemidx), | |
138 | ISA_EXT_DATA_ENTRY(xtheadmempair, PRIV_VERSION_1_11_0, ext_xtheadmempair), | |
139 | ISA_EXT_DATA_ENTRY(xtheadsync, PRIV_VERSION_1_11_0, ext_xtheadsync), | |
140 | ISA_EXT_DATA_ENTRY(xventanacondops, PRIV_VERSION_1_12_0, ext_XVentanaCondOps), | |
9a1f054d AP |
141 | }; |
142 | ||
143 | static bool isa_ext_is_enabled(RISCVCPU *cpu, | |
144 | const struct isa_ext_data *edata) | |
145 | { | |
146 | bool *ext_enabled = (void *)&cpu->cfg + edata->ext_enable_offset; | |
147 | ||
148 | return *ext_enabled; | |
149 | } | |
150 | ||
151 | static void isa_ext_update_enabled(RISCVCPU *cpu, | |
152 | const struct isa_ext_data *edata, bool en) | |
153 | { | |
154 | bool *ext_enabled = (void *)&cpu->cfg + edata->ext_enable_offset; | |
155 | ||
156 | *ext_enabled = en; | |
157 | } | |
158 | ||
dc5bd18f | 159 | const char * const riscv_int_regnames[] = { |
c45eff30 WL |
160 | "x0/zero", "x1/ra", "x2/sp", "x3/gp", "x4/tp", "x5/t0", "x6/t1", |
161 | "x7/t2", "x8/s0", "x9/s1", "x10/a0", "x11/a1", "x12/a2", "x13/a3", | |
162 | "x14/a4", "x15/a5", "x16/a6", "x17/a7", "x18/s2", "x19/s3", "x20/s4", | |
163 | "x21/s5", "x22/s6", "x23/s7", "x24/s8", "x25/s9", "x26/s10", "x27/s11", | |
164 | "x28/t3", "x29/t4", "x30/t5", "x31/t6" | |
dc5bd18f MC |
165 | }; |
166 | ||
2b547084 | 167 | const char * const riscv_int_regnamesh[] = { |
c45eff30 WL |
168 | "x0h/zeroh", "x1h/rah", "x2h/sph", "x3h/gph", "x4h/tph", "x5h/t0h", |
169 | "x6h/t1h", "x7h/t2h", "x8h/s0h", "x9h/s1h", "x10h/a0h", "x11h/a1h", | |
170 | "x12h/a2h", "x13h/a3h", "x14h/a4h", "x15h/a5h", "x16h/a6h", "x17h/a7h", | |
171 | "x18h/s2h", "x19h/s3h", "x20h/s4h", "x21h/s5h", "x22h/s6h", "x23h/s7h", | |
172 | "x24h/s8h", "x25h/s9h", "x26h/s10h", "x27h/s11h", "x28h/t3h", "x29h/t4h", | |
173 | "x30h/t5h", "x31h/t6h" | |
2b547084 FP |
174 | }; |
175 | ||
dc5bd18f | 176 | const char * const riscv_fpr_regnames[] = { |
c45eff30 WL |
177 | "f0/ft0", "f1/ft1", "f2/ft2", "f3/ft3", "f4/ft4", "f5/ft5", |
178 | "f6/ft6", "f7/ft7", "f8/fs0", "f9/fs1", "f10/fa0", "f11/fa1", | |
179 | "f12/fa2", "f13/fa3", "f14/fa4", "f15/fa5", "f16/fa6", "f17/fa7", | |
180 | "f18/fs2", "f19/fs3", "f20/fs4", "f21/fs5", "f22/fs6", "f23/fs7", | |
181 | "f24/fs8", "f25/fs9", "f26/fs10", "f27/fs11", "f28/ft8", "f29/ft9", | |
182 | "f30/ft10", "f31/ft11" | |
dc5bd18f MC |
183 | }; |
184 | ||
9a575d33 | 185 | static const char * const riscv_excp_names[] = { |
dc5bd18f MC |
186 | "misaligned_fetch", |
187 | "fault_fetch", | |
188 | "illegal_instruction", | |
189 | "breakpoint", | |
190 | "misaligned_load", | |
191 | "fault_load", | |
192 | "misaligned_store", | |
193 | "fault_store", | |
194 | "user_ecall", | |
195 | "supervisor_ecall", | |
196 | "hypervisor_ecall", | |
197 | "machine_ecall", | |
198 | "exec_page_fault", | |
199 | "load_page_fault", | |
200 | "reserved", | |
fd990e86 | 201 | "store_page_fault", |
ab67a1d0 AF |
202 | "reserved", |
203 | "reserved", | |
204 | "reserved", | |
205 | "reserved", | |
206 | "guest_exec_page_fault", | |
207 | "guest_load_page_fault", | |
208 | "reserved", | |
fd990e86 | 209 | "guest_store_page_fault", |
dc5bd18f MC |
210 | }; |
211 | ||
9a575d33 | 212 | static const char * const riscv_intr_names[] = { |
dc5bd18f MC |
213 | "u_software", |
214 | "s_software", | |
205377f8 | 215 | "vs_software", |
dc5bd18f MC |
216 | "m_software", |
217 | "u_timer", | |
218 | "s_timer", | |
205377f8 | 219 | "vs_timer", |
dc5bd18f MC |
220 | "m_timer", |
221 | "u_external", | |
6cfcf775 | 222 | "s_external", |
205377f8 | 223 | "vs_external", |
dc5bd18f | 224 | "m_external", |
426f0348 MC |
225 | "reserved", |
226 | "reserved", | |
227 | "reserved", | |
228 | "reserved" | |
dc5bd18f MC |
229 | }; |
230 | ||
c01756a7 | 231 | static void register_cpu_props(Object *obj); |
26b2bc58 | 232 | |
c51a3f5d YJ |
233 | const char *riscv_cpu_get_trap_name(target_ulong cause, bool async) |
234 | { | |
235 | if (async) { | |
236 | return (cause < ARRAY_SIZE(riscv_intr_names)) ? | |
237 | riscv_intr_names[cause] : "(unknown)"; | |
238 | } else { | |
239 | return (cause < ARRAY_SIZE(riscv_excp_names)) ? | |
240 | riscv_excp_names[cause] : "(unknown)"; | |
241 | } | |
242 | } | |
243 | ||
e91a7227 | 244 | static void set_misa(CPURISCVState *env, RISCVMXL mxl, uint32_t ext) |
dc5bd18f | 245 | { |
e91a7227 RH |
246 | env->misa_mxl_max = env->misa_mxl = mxl; |
247 | env->misa_ext_mask = env->misa_ext = ext; | |
dc5bd18f MC |
248 | } |
249 | ||
c9a73910 | 250 | static void set_priv_version(CPURISCVState *env, int priv_ver) |
dc5bd18f | 251 | { |
dc5bd18f MC |
252 | env->priv_ver = priv_ver; |
253 | } | |
254 | ||
32931383 LZ |
255 | static void set_vext_version(CPURISCVState *env, int vext_ver) |
256 | { | |
257 | env->vext_ver = vext_ver; | |
258 | } | |
259 | ||
6f23aaeb AG |
260 | #ifndef CONFIG_USER_ONLY |
261 | static uint8_t satp_mode_from_str(const char *satp_mode_str) | |
262 | { | |
263 | if (!strncmp(satp_mode_str, "mbare", 5)) { | |
264 | return VM_1_10_MBARE; | |
265 | } | |
266 | ||
267 | if (!strncmp(satp_mode_str, "sv32", 4)) { | |
268 | return VM_1_10_SV32; | |
269 | } | |
270 | ||
271 | if (!strncmp(satp_mode_str, "sv39", 4)) { | |
272 | return VM_1_10_SV39; | |
273 | } | |
274 | ||
275 | if (!strncmp(satp_mode_str, "sv48", 4)) { | |
276 | return VM_1_10_SV48; | |
277 | } | |
278 | ||
279 | if (!strncmp(satp_mode_str, "sv57", 4)) { | |
280 | return VM_1_10_SV57; | |
281 | } | |
282 | ||
283 | if (!strncmp(satp_mode_str, "sv64", 4)) { | |
284 | return VM_1_10_SV64; | |
285 | } | |
286 | ||
287 | g_assert_not_reached(); | |
288 | } | |
289 | ||
290 | uint8_t satp_mode_max_from_map(uint32_t map) | |
291 | { | |
292 | /* map here has at least one bit set, so no problem with clz */ | |
293 | return 31 - __builtin_clz(map); | |
294 | } | |
295 | ||
296 | const char *satp_mode_str(uint8_t satp_mode, bool is_32_bit) | |
297 | { | |
298 | if (is_32_bit) { | |
299 | switch (satp_mode) { | |
300 | case VM_1_10_SV32: | |
301 | return "sv32"; | |
302 | case VM_1_10_MBARE: | |
303 | return "none"; | |
304 | } | |
305 | } else { | |
306 | switch (satp_mode) { | |
307 | case VM_1_10_SV64: | |
308 | return "sv64"; | |
309 | case VM_1_10_SV57: | |
310 | return "sv57"; | |
311 | case VM_1_10_SV48: | |
312 | return "sv48"; | |
313 | case VM_1_10_SV39: | |
314 | return "sv39"; | |
315 | case VM_1_10_MBARE: | |
316 | return "none"; | |
317 | } | |
318 | } | |
319 | ||
320 | g_assert_not_reached(); | |
321 | } | |
322 | ||
6df3747a AG |
323 | static void set_satp_mode_max_supported(RISCVCPU *cpu, |
324 | uint8_t satp_mode) | |
6f23aaeb AG |
325 | { |
326 | bool rv32 = riscv_cpu_mxl(&cpu->env) == MXL_RV32; | |
6df3747a | 327 | const bool *valid_vm = rv32 ? valid_vm_1_10_32 : valid_vm_1_10_64; |
6f23aaeb | 328 | |
6df3747a AG |
329 | for (int i = 0; i <= satp_mode; ++i) { |
330 | if (valid_vm[i]) { | |
331 | cpu->cfg.satp_mode.supported |= (1 << i); | |
332 | } | |
6f23aaeb AG |
333 | } |
334 | } | |
6df3747a AG |
335 | |
336 | /* Set the satp mode to the max supported */ | |
337 | static void set_satp_mode_default_map(RISCVCPU *cpu) | |
338 | { | |
339 | cpu->cfg.satp_mode.map = cpu->cfg.satp_mode.supported; | |
340 | } | |
6f23aaeb AG |
341 | #endif |
342 | ||
dc5bd18f MC |
343 | static void riscv_any_cpu_init(Object *obj) |
344 | { | |
345 | CPURISCVState *env = &RISCV_CPU(obj)->env; | |
3820602f | 346 | #if defined(TARGET_RISCV32) |
e91a7227 | 347 | set_misa(env, MXL_RV32, RVI | RVM | RVA | RVF | RVD | RVC | RVU); |
3820602f | 348 | #elif defined(TARGET_RISCV64) |
e91a7227 | 349 | set_misa(env, MXL_RV64, RVI | RVM | RVA | RVF | RVD | RVC | RVU); |
3820602f | 350 | #endif |
6df3747a AG |
351 | |
352 | #ifndef CONFIG_USER_ONLY | |
353 | set_satp_mode_max_supported(RISCV_CPU(obj), | |
c45eff30 WL |
354 | riscv_cpu_mxl(&RISCV_CPU(obj)->env) == MXL_RV32 ? |
355 | VM_1_10_SV32 : VM_1_10_SV57); | |
6df3747a AG |
356 | #endif |
357 | ||
7100fe6c | 358 | set_priv_version(env, PRIV_VERSION_1_12_0); |
c01756a7 | 359 | register_cpu_props(obj); |
dc5bd18f MC |
360 | } |
361 | ||
094b072c AF |
362 | #if defined(TARGET_RISCV64) |
363 | static void rv64_base_cpu_init(Object *obj) | |
8903bf6e AF |
364 | { |
365 | CPURISCVState *env = &RISCV_CPU(obj)->env; | |
b55d7d34 | 366 | /* We set this in the realise function */ |
e91a7227 | 367 | set_misa(env, MXL_RV64, 0); |
c01756a7 | 368 | register_cpu_props(obj); |
18800095 AP |
369 | /* Set latest version of privileged specification */ |
370 | set_priv_version(env, PRIV_VERSION_1_12_0); | |
6df3747a AG |
371 | #ifndef CONFIG_USER_ONLY |
372 | set_satp_mode_max_supported(RISCV_CPU(obj), VM_1_10_SV57); | |
373 | #endif | |
8903bf6e AF |
374 | } |
375 | ||
114baaca | 376 | static void rv64_sifive_u_cpu_init(Object *obj) |
dc5bd18f MC |
377 | { |
378 | CPURISCVState *env = &RISCV_CPU(obj)->env; | |
e91a7227 | 379 | set_misa(env, MXL_RV64, RVI | RVM | RVA | RVF | RVD | RVC | RVS | RVU); |
c01756a7 | 380 | register_cpu_props(obj); |
c9a73910 | 381 | set_priv_version(env, PRIV_VERSION_1_10_0); |
6df3747a AG |
382 | #ifndef CONFIG_USER_ONLY |
383 | set_satp_mode_max_supported(RISCV_CPU(obj), VM_1_10_SV39); | |
384 | #endif | |
dc5bd18f MC |
385 | } |
386 | ||
114baaca | 387 | static void rv64_sifive_e_cpu_init(Object *obj) |
36b80ad9 AF |
388 | { |
389 | CPURISCVState *env = &RISCV_CPU(obj)->env; | |
26b2bc58 AF |
390 | RISCVCPU *cpu = RISCV_CPU(obj); |
391 | ||
e91a7227 | 392 | set_misa(env, MXL_RV64, RVI | RVM | RVA | RVC | RVU); |
c01756a7 | 393 | register_cpu_props(obj); |
36b80ad9 | 394 | set_priv_version(env, PRIV_VERSION_1_10_0); |
26b2bc58 | 395 | cpu->cfg.mmu = false; |
6df3747a AG |
396 | #ifndef CONFIG_USER_ONLY |
397 | set_satp_mode_max_supported(cpu, VM_1_10_MBARE); | |
398 | #endif | |
36b80ad9 | 399 | } |
332dab68 | 400 | |
95bd8daa CM |
401 | static void rv64_thead_c906_cpu_init(Object *obj) |
402 | { | |
403 | CPURISCVState *env = &RISCV_CPU(obj)->env; | |
404 | RISCVCPU *cpu = RISCV_CPU(obj); | |
405 | ||
406 | set_misa(env, MXL_RV64, RVI | RVM | RVA | RVF | RVD | RVC | RVS | RVU); | |
407 | set_priv_version(env, PRIV_VERSION_1_11_0); | |
408 | ||
409 | cpu->cfg.ext_g = true; | |
95bd8daa CM |
410 | cpu->cfg.ext_icsr = true; |
411 | cpu->cfg.ext_zfh = true; | |
412 | cpu->cfg.mmu = true; | |
413 | cpu->cfg.ext_xtheadba = true; | |
414 | cpu->cfg.ext_xtheadbb = true; | |
415 | cpu->cfg.ext_xtheadbs = true; | |
416 | cpu->cfg.ext_xtheadcmo = true; | |
417 | cpu->cfg.ext_xtheadcondmov = true; | |
418 | cpu->cfg.ext_xtheadfmemidx = true; | |
419 | cpu->cfg.ext_xtheadmac = true; | |
420 | cpu->cfg.ext_xtheadmemidx = true; | |
421 | cpu->cfg.ext_xtheadmempair = true; | |
422 | cpu->cfg.ext_xtheadsync = true; | |
423 | ||
424 | cpu->cfg.mvendorid = THEAD_VENDOR_ID; | |
6df3747a AG |
425 | #ifndef CONFIG_USER_ONLY |
426 | set_satp_mode_max_supported(cpu, VM_1_10_SV39); | |
427 | #endif | |
95bd8daa CM |
428 | } |
429 | ||
332dab68 FP |
430 | static void rv128_base_cpu_init(Object *obj) |
431 | { | |
432 | if (qemu_tcg_mttcg_enabled()) { | |
433 | /* Missing 128-bit aligned atomics */ | |
434 | error_report("128-bit RISC-V currently does not work with Multi " | |
435 | "Threaded TCG. Please use: -accel tcg,thread=single"); | |
436 | exit(EXIT_FAILURE); | |
437 | } | |
438 | CPURISCVState *env = &RISCV_CPU(obj)->env; | |
439 | /* We set this in the realise function */ | |
440 | set_misa(env, MXL_RV128, 0); | |
c01756a7 | 441 | register_cpu_props(obj); |
18800095 AP |
442 | /* Set latest version of privileged specification */ |
443 | set_priv_version(env, PRIV_VERSION_1_12_0); | |
6df3747a AG |
444 | #ifndef CONFIG_USER_ONLY |
445 | set_satp_mode_max_supported(RISCV_CPU(obj), VM_1_10_SV57); | |
446 | #endif | |
332dab68 | 447 | } |
114baaca | 448 | #else |
094b072c AF |
449 | static void rv32_base_cpu_init(Object *obj) |
450 | { | |
451 | CPURISCVState *env = &RISCV_CPU(obj)->env; | |
452 | /* We set this in the realise function */ | |
e91a7227 | 453 | set_misa(env, MXL_RV32, 0); |
c01756a7 | 454 | register_cpu_props(obj); |
18800095 AP |
455 | /* Set latest version of privileged specification */ |
456 | set_priv_version(env, PRIV_VERSION_1_12_0); | |
6df3747a AG |
457 | #ifndef CONFIG_USER_ONLY |
458 | set_satp_mode_max_supported(RISCV_CPU(obj), VM_1_10_SV32); | |
459 | #endif | |
094b072c AF |
460 | } |
461 | ||
114baaca AF |
462 | static void rv32_sifive_u_cpu_init(Object *obj) |
463 | { | |
464 | CPURISCVState *env = &RISCV_CPU(obj)->env; | |
e91a7227 | 465 | set_misa(env, MXL_RV32, RVI | RVM | RVA | RVF | RVD | RVC | RVS | RVU); |
c01756a7 | 466 | register_cpu_props(obj); |
114baaca | 467 | set_priv_version(env, PRIV_VERSION_1_10_0); |
6df3747a AG |
468 | #ifndef CONFIG_USER_ONLY |
469 | set_satp_mode_max_supported(RISCV_CPU(obj), VM_1_10_SV32); | |
470 | #endif | |
114baaca | 471 | } |
36b80ad9 | 472 | |
114baaca AF |
473 | static void rv32_sifive_e_cpu_init(Object *obj) |
474 | { | |
475 | CPURISCVState *env = &RISCV_CPU(obj)->env; | |
26b2bc58 AF |
476 | RISCVCPU *cpu = RISCV_CPU(obj); |
477 | ||
e91a7227 | 478 | set_misa(env, MXL_RV32, RVI | RVM | RVA | RVC | RVU); |
c01756a7 | 479 | register_cpu_props(obj); |
114baaca | 480 | set_priv_version(env, PRIV_VERSION_1_10_0); |
26b2bc58 | 481 | cpu->cfg.mmu = false; |
6df3747a AG |
482 | #ifndef CONFIG_USER_ONLY |
483 | set_satp_mode_max_supported(cpu, VM_1_10_MBARE); | |
484 | #endif | |
114baaca | 485 | } |
d8e72bd1 | 486 | |
e8905c6c | 487 | static void rv32_ibex_cpu_init(Object *obj) |
dc5bd18f MC |
488 | { |
489 | CPURISCVState *env = &RISCV_CPU(obj)->env; | |
26b2bc58 AF |
490 | RISCVCPU *cpu = RISCV_CPU(obj); |
491 | ||
e91a7227 | 492 | set_misa(env, MXL_RV32, RVI | RVM | RVC | RVU); |
c01756a7 | 493 | register_cpu_props(obj); |
be2265c7 | 494 | set_priv_version(env, PRIV_VERSION_1_11_0); |
26b2bc58 | 495 | cpu->cfg.mmu = false; |
6df3747a AG |
496 | #ifndef CONFIG_USER_ONLY |
497 | set_satp_mode_max_supported(cpu, VM_1_10_MBARE); | |
498 | #endif | |
26b2bc58 | 499 | cpu->cfg.epmp = true; |
dc5bd18f MC |
500 | } |
501 | ||
2fdd2c09 | 502 | static void rv32_imafcu_nommu_cpu_init(Object *obj) |
d784733b CW |
503 | { |
504 | CPURISCVState *env = &RISCV_CPU(obj)->env; | |
26b2bc58 AF |
505 | RISCVCPU *cpu = RISCV_CPU(obj); |
506 | ||
e91a7227 | 507 | set_misa(env, MXL_RV32, RVI | RVM | RVA | RVF | RVC | RVU); |
c01756a7 | 508 | register_cpu_props(obj); |
d784733b | 509 | set_priv_version(env, PRIV_VERSION_1_10_0); |
26b2bc58 | 510 | cpu->cfg.mmu = false; |
6df3747a AG |
511 | #ifndef CONFIG_USER_ONLY |
512 | set_satp_mode_max_supported(cpu, VM_1_10_MBARE); | |
513 | #endif | |
d784733b | 514 | } |
eab15862 | 515 | #endif |
dc5bd18f | 516 | |
10f1ca27 YJ |
517 | #if defined(CONFIG_KVM) |
518 | static void riscv_host_cpu_init(Object *obj) | |
519 | { | |
520 | CPURISCVState *env = &RISCV_CPU(obj)->env; | |
521 | #if defined(TARGET_RISCV32) | |
522 | set_misa(env, MXL_RV32, 0); | |
523 | #elif defined(TARGET_RISCV64) | |
524 | set_misa(env, MXL_RV64, 0); | |
525 | #endif | |
c01756a7 | 526 | register_cpu_props(obj); |
10f1ca27 YJ |
527 | } |
528 | #endif | |
529 | ||
dc5bd18f MC |
530 | static ObjectClass *riscv_cpu_class_by_name(const char *cpu_model) |
531 | { | |
532 | ObjectClass *oc; | |
533 | char *typename; | |
534 | char **cpuname; | |
535 | ||
536 | cpuname = g_strsplit(cpu_model, ",", 1); | |
537 | typename = g_strdup_printf(RISCV_CPU_TYPE_NAME("%s"), cpuname[0]); | |
538 | oc = object_class_by_name(typename); | |
539 | g_strfreev(cpuname); | |
540 | g_free(typename); | |
541 | if (!oc || !object_class_dynamic_cast(oc, TYPE_RISCV_CPU) || | |
542 | object_class_is_abstract(oc)) { | |
543 | return NULL; | |
544 | } | |
545 | return oc; | |
546 | } | |
547 | ||
90c84c56 | 548 | static void riscv_cpu_dump_state(CPUState *cs, FILE *f, int flags) |
dc5bd18f MC |
549 | { |
550 | RISCVCPU *cpu = RISCV_CPU(cs); | |
551 | CPURISCVState *env = &cpu->env; | |
552 | int i; | |
553 | ||
df30e652 AF |
554 | #if !defined(CONFIG_USER_ONLY) |
555 | if (riscv_has_ext(env, RVH)) { | |
38256529 | 556 | qemu_fprintf(f, " %s %d\n", "V = ", env->virt_enabled); |
df30e652 AF |
557 | } |
558 | #endif | |
90c84c56 | 559 | qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "pc ", env->pc); |
dc5bd18f | 560 | #ifndef CONFIG_USER_ONLY |
665b90d8 RH |
561 | { |
562 | static const int dump_csrs[] = { | |
563 | CSR_MHARTID, | |
564 | CSR_MSTATUS, | |
565 | CSR_MSTATUSH, | |
bc7dca13 BM |
566 | /* |
567 | * CSR_SSTATUS is intentionally omitted here as its value | |
568 | * can be figured out by looking at CSR_MSTATUS | |
569 | */ | |
665b90d8 RH |
570 | CSR_HSTATUS, |
571 | CSR_VSSTATUS, | |
572 | CSR_MIP, | |
573 | CSR_MIE, | |
574 | CSR_MIDELEG, | |
575 | CSR_HIDELEG, | |
576 | CSR_MEDELEG, | |
577 | CSR_HEDELEG, | |
578 | CSR_MTVEC, | |
579 | CSR_STVEC, | |
580 | CSR_VSTVEC, | |
581 | CSR_MEPC, | |
582 | CSR_SEPC, | |
583 | CSR_VSEPC, | |
584 | CSR_MCAUSE, | |
585 | CSR_SCAUSE, | |
586 | CSR_VSCAUSE, | |
587 | CSR_MTVAL, | |
588 | CSR_STVAL, | |
589 | CSR_HTVAL, | |
590 | CSR_MTVAL2, | |
591 | CSR_MSCRATCH, | |
592 | CSR_SSCRATCH, | |
593 | CSR_SATP, | |
bd5594ca AB |
594 | CSR_MMTE, |
595 | CSR_UPMBASE, | |
596 | CSR_UPMMASK, | |
597 | CSR_SPMBASE, | |
598 | CSR_SPMMASK, | |
599 | CSR_MPMBASE, | |
600 | CSR_MPMMASK, | |
665b90d8 RH |
601 | }; |
602 | ||
603 | for (int i = 0; i < ARRAY_SIZE(dump_csrs); ++i) { | |
604 | int csrno = dump_csrs[i]; | |
605 | target_ulong val = 0; | |
606 | RISCVException res = riscv_csrrw_debug(env, csrno, &val, 0, 0); | |
607 | ||
608 | /* | |
609 | * Rely on the smode, hmode, etc, predicates within csr.c | |
610 | * to do the filtering of the registers that are present. | |
611 | */ | |
612 | if (res == RISCV_EXCP_NONE) { | |
613 | qemu_fprintf(f, " %-8s " TARGET_FMT_lx "\n", | |
614 | csr_ops[csrno].name, val); | |
615 | } | |
616 | } | |
df30e652 | 617 | } |
dc5bd18f MC |
618 | #endif |
619 | ||
620 | for (i = 0; i < 32; i++) { | |
e573a7f3 | 621 | qemu_fprintf(f, " %-8s " TARGET_FMT_lx, |
90c84c56 | 622 | riscv_int_regnames[i], env->gpr[i]); |
dc5bd18f | 623 | if ((i & 3) == 3) { |
90c84c56 | 624 | qemu_fprintf(f, "\n"); |
dc5bd18f MC |
625 | } |
626 | } | |
86ea1880 RH |
627 | if (flags & CPU_DUMP_FPU) { |
628 | for (i = 0; i < 32; i++) { | |
e573a7f3 | 629 | qemu_fprintf(f, " %-8s %016" PRIx64, |
90c84c56 | 630 | riscv_fpr_regnames[i], env->fpr[i]); |
86ea1880 | 631 | if ((i & 3) == 3) { |
90c84c56 | 632 | qemu_fprintf(f, "\n"); |
86ea1880 | 633 | } |
dc5bd18f MC |
634 | } |
635 | } | |
636 | } | |
637 | ||
638 | static void riscv_cpu_set_pc(CPUState *cs, vaddr value) | |
639 | { | |
640 | RISCVCPU *cpu = RISCV_CPU(cs); | |
641 | CPURISCVState *env = &cpu->env; | |
bf9e776e LZ |
642 | |
643 | if (env->xl == MXL_RV32) { | |
644 | env->pc = (int32_t)value; | |
645 | } else { | |
646 | env->pc = value; | |
647 | } | |
dc5bd18f MC |
648 | } |
649 | ||
e4fdf9df RH |
650 | static vaddr riscv_cpu_get_pc(CPUState *cs) |
651 | { | |
652 | RISCVCPU *cpu = RISCV_CPU(cs); | |
653 | CPURISCVState *env = &cpu->env; | |
654 | ||
655 | /* Match cpu_get_tb_cpu_state. */ | |
656 | if (env->xl == MXL_RV32) { | |
657 | return env->pc & UINT32_MAX; | |
658 | } | |
659 | return env->pc; | |
660 | } | |
661 | ||
04a37d4c RH |
662 | static void riscv_cpu_synchronize_from_tb(CPUState *cs, |
663 | const TranslationBlock *tb) | |
dc5bd18f MC |
664 | { |
665 | RISCVCPU *cpu = RISCV_CPU(cs); | |
666 | CPURISCVState *env = &cpu->env; | |
bf9e776e LZ |
667 | RISCVMXL xl = FIELD_EX32(tb->flags, TB_FLAGS, XL); |
668 | ||
0489d5bd AJ |
669 | tcg_debug_assert(!(cs->tcg_cflags & CF_PCREL)); |
670 | ||
bf9e776e | 671 | if (xl == MXL_RV32) { |
0489d5bd | 672 | env->pc = (int32_t) tb->pc; |
bf9e776e | 673 | } else { |
0489d5bd | 674 | env->pc = tb->pc; |
bf9e776e | 675 | } |
dc5bd18f MC |
676 | } |
677 | ||
678 | static bool riscv_cpu_has_work(CPUState *cs) | |
679 | { | |
680 | #ifndef CONFIG_USER_ONLY | |
681 | RISCVCPU *cpu = RISCV_CPU(cs); | |
682 | CPURISCVState *env = &cpu->env; | |
683 | /* | |
684 | * Definition of the WFI instruction requires it to ignore the privilege | |
685 | * mode and delegation registers, but respect individual enables | |
686 | */ | |
8f42415f | 687 | return riscv_cpu_all_pending(env) != 0; |
dc5bd18f MC |
688 | #else |
689 | return true; | |
690 | #endif | |
691 | } | |
692 | ||
ad1e84f5 RH |
693 | static void riscv_restore_state_to_opc(CPUState *cs, |
694 | const TranslationBlock *tb, | |
695 | const uint64_t *data) | |
dc5bd18f | 696 | { |
ad1e84f5 RH |
697 | RISCVCPU *cpu = RISCV_CPU(cs); |
698 | CPURISCVState *env = &cpu->env; | |
bf9e776e | 699 | RISCVMXL xl = FIELD_EX32(tb->flags, TB_FLAGS, XL); |
ad1e84f5 | 700 | |
bf9e776e LZ |
701 | if (xl == MXL_RV32) { |
702 | env->pc = (int32_t)data[0]; | |
703 | } else { | |
704 | env->pc = data[0]; | |
705 | } | |
62cf0245 | 706 | env->bins = data[1]; |
dc5bd18f MC |
707 | } |
708 | ||
4fa485a7 | 709 | static void riscv_cpu_reset_hold(Object *obj) |
dc5bd18f | 710 | { |
43dc93af AP |
711 | #ifndef CONFIG_USER_ONLY |
712 | uint8_t iprio; | |
713 | int i, irq, rdzero; | |
714 | #endif | |
4fa485a7 | 715 | CPUState *cs = CPU(obj); |
dc5bd18f MC |
716 | RISCVCPU *cpu = RISCV_CPU(cs); |
717 | RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cpu); | |
718 | CPURISCVState *env = &cpu->env; | |
719 | ||
4fa485a7 PM |
720 | if (mcc->parent_phases.hold) { |
721 | mcc->parent_phases.hold(obj); | |
722 | } | |
dc5bd18f | 723 | #ifndef CONFIG_USER_ONLY |
e91a7227 | 724 | env->misa_mxl = env->misa_mxl_max; |
dc5bd18f MC |
725 | env->priv = PRV_M; |
726 | env->mstatus &= ~(MSTATUS_MIE | MSTATUS_MPRV); | |
92371bd9 RH |
727 | if (env->misa_mxl > MXL_RV32) { |
728 | /* | |
729 | * The reset status of SXL/UXL is undefined, but mstatus is WARL | |
730 | * and we must ensure that the value after init is valid for read. | |
731 | */ | |
732 | env->mstatus = set_field(env->mstatus, MSTATUS64_SXL, env->misa_mxl); | |
733 | env->mstatus = set_field(env->mstatus, MSTATUS64_UXL, env->misa_mxl); | |
5a2ae235 LZ |
734 | if (riscv_has_ext(env, RVH)) { |
735 | env->vsstatus = set_field(env->vsstatus, | |
736 | MSTATUS64_SXL, env->misa_mxl); | |
737 | env->vsstatus = set_field(env->vsstatus, | |
738 | MSTATUS64_UXL, env->misa_mxl); | |
739 | env->mstatus_hs = set_field(env->mstatus_hs, | |
740 | MSTATUS64_SXL, env->misa_mxl); | |
741 | env->mstatus_hs = set_field(env->mstatus_hs, | |
742 | MSTATUS64_UXL, env->misa_mxl); | |
743 | } | |
92371bd9 | 744 | } |
dc5bd18f | 745 | env->mcause = 0; |
881df35d | 746 | env->miclaim = MIP_SGEIP; |
dc5bd18f | 747 | env->pc = env->resetvec; |
62cf0245 | 748 | env->bins = 0; |
ec352d0c | 749 | env->two_stage_lookup = false; |
43dc93af | 750 | |
0af3f115 WL |
751 | env->menvcfg = (cpu->cfg.ext_svpbmt ? MENVCFG_PBMTE : 0) | |
752 | (cpu->cfg.ext_svadu ? MENVCFG_HADE : 0); | |
753 | env->henvcfg = (cpu->cfg.ext_svpbmt ? HENVCFG_PBMTE : 0) | | |
754 | (cpu->cfg.ext_svadu ? HENVCFG_HADE : 0); | |
7a6613da | 755 | |
43dc93af AP |
756 | /* Initialized default priorities of local interrupts. */ |
757 | for (i = 0; i < ARRAY_SIZE(env->miprio); i++) { | |
758 | iprio = riscv_cpu_default_priority(i); | |
759 | env->miprio[i] = (i == IRQ_M_EXT) ? 0 : iprio; | |
760 | env->siprio[i] = (i == IRQ_S_EXT) ? 0 : iprio; | |
761 | env->hviprio[i] = 0; | |
762 | } | |
763 | i = 0; | |
764 | while (!riscv_cpu_hviprio_index2irq(i, &irq, &rdzero)) { | |
765 | if (!rdzero) { | |
766 | env->hviprio[irq] = env->miprio[irq]; | |
767 | } | |
768 | i++; | |
769 | } | |
4bbe8033 AB |
770 | /* mmte is supposed to have pm.current hardwired to 1 */ |
771 | env->mmte |= (PM_EXT_INITIAL | MMTE_M_PM_CURRENT); | |
dc5bd18f | 772 | #endif |
440544e1 | 773 | env->xl = riscv_cpu_mxl(env); |
40bfa5f6 | 774 | riscv_cpu_update_mask(env); |
330d2ae3 | 775 | cs->exception_index = RISCV_EXCP_NONE; |
c13b169f | 776 | env->load_res = -1; |
dc5bd18f | 777 | set_default_nan_mode(1, &env->fp_status); |
ad40be27 YJ |
778 | |
779 | #ifndef CONFIG_USER_ONLY | |
cdfb2905 | 780 | if (cpu->cfg.debug) { |
b6092544 BM |
781 | riscv_trigger_init(env); |
782 | } | |
783 | ||
ad40be27 YJ |
784 | if (kvm_enabled()) { |
785 | kvm_riscv_reset_vcpu(cpu); | |
786 | } | |
787 | #endif | |
dc5bd18f MC |
788 | } |
789 | ||
790 | static void riscv_cpu_disas_set_info(CPUState *s, disassemble_info *info) | |
791 | { | |
5c5a47f1 | 792 | RISCVCPU *cpu = RISCV_CPU(s); |
db23e5d9 RH |
793 | |
794 | switch (riscv_cpu_mxl(&cpu->env)) { | |
795 | case MXL_RV32: | |
5c5a47f1 | 796 | info->print_insn = print_insn_riscv32; |
db23e5d9 RH |
797 | break; |
798 | case MXL_RV64: | |
5c5a47f1 | 799 | info->print_insn = print_insn_riscv64; |
db23e5d9 | 800 | break; |
332dab68 FP |
801 | case MXL_RV128: |
802 | info->print_insn = print_insn_riscv128; | |
803 | break; | |
db23e5d9 RH |
804 | default: |
805 | g_assert_not_reached(); | |
5c5a47f1 | 806 | } |
dc5bd18f MC |
807 | } |
808 | ||
5ab10952 DHB |
809 | /* |
810 | * Check consistency between chosen extensions while setting | |
1ffa805c | 811 | * cpu->cfg accordingly. |
5ab10952 DHB |
812 | */ |
813 | static void riscv_cpu_validate_set_extensions(RISCVCPU *cpu, Error **errp) | |
814 | { | |
815 | CPURISCVState *env = &cpu->env; | |
5ab10952 DHB |
816 | |
817 | /* Do some ISA extension error checking */ | |
1a36e23a DHB |
818 | if (cpu->cfg.ext_g && !(riscv_has_ext(env, RVI) && |
819 | riscv_has_ext(env, RVM) && | |
4c759943 | 820 | riscv_has_ext(env, RVA) && |
4b33598f DHB |
821 | riscv_has_ext(env, RVF) && |
822 | riscv_has_ext(env, RVD) && | |
5ab10952 DHB |
823 | cpu->cfg.ext_icsr && cpu->cfg.ext_ifencei)) { |
824 | warn_report("Setting G will also set IMAFD_Zicsr_Zifencei"); | |
5ab10952 DHB |
825 | cpu->cfg.ext_icsr = true; |
826 | cpu->cfg.ext_ifencei = true; | |
1ffa805c DHB |
827 | |
828 | env->misa_ext |= RVI | RVM | RVA | RVF | RVD; | |
829 | env->misa_ext_mask = env->misa_ext; | |
5ab10952 DHB |
830 | } |
831 | ||
427d8e7d | 832 | if (riscv_has_ext(env, RVI) && riscv_has_ext(env, RVE)) { |
5ab10952 DHB |
833 | error_setg(errp, |
834 | "I and E extensions are incompatible"); | |
835 | return; | |
836 | } | |
837 | ||
427d8e7d | 838 | if (!riscv_has_ext(env, RVI) && !riscv_has_ext(env, RVE)) { |
5ab10952 DHB |
839 | error_setg(errp, |
840 | "Either I or E extension must be set"); | |
841 | return; | |
842 | } | |
843 | ||
e17801e1 | 844 | if (riscv_has_ext(env, RVS) && !riscv_has_ext(env, RVU)) { |
5ab10952 DHB |
845 | error_setg(errp, |
846 | "Setting S extension without U extension is illegal"); | |
847 | return; | |
848 | } | |
849 | ||
74828eab | 850 | if (cpu->cfg.ext_h && !riscv_has_ext(env, RVI)) { |
5ab10952 DHB |
851 | error_setg(errp, |
852 | "H depends on an I base integer ISA with 32 x registers"); | |
853 | return; | |
854 | } | |
855 | ||
f1ea2a52 | 856 | if (cpu->cfg.ext_h && !riscv_has_ext(env, RVS)) { |
5ab10952 DHB |
857 | error_setg(errp, "H extension implicitly requires S-mode"); |
858 | return; | |
859 | } | |
860 | ||
4b33598f | 861 | if (riscv_has_ext(env, RVF) && !cpu->cfg.ext_icsr) { |
5ab10952 DHB |
862 | error_setg(errp, "F extension requires Zicsr"); |
863 | return; | |
864 | } | |
865 | ||
4c759943 | 866 | if ((cpu->cfg.ext_zawrs) && !riscv_has_ext(env, RVA)) { |
5ab10952 DHB |
867 | error_setg(errp, "Zawrs extension requires A extension"); |
868 | return; | |
869 | } | |
870 | ||
1d2cb5a8 WL |
871 | if (cpu->cfg.ext_zfh) { |
872 | cpu->cfg.ext_zfhmin = true; | |
873 | } | |
874 | ||
4b33598f | 875 | if (cpu->cfg.ext_zfhmin && !riscv_has_ext(env, RVF)) { |
5ab10952 DHB |
876 | error_setg(errp, "Zfh/Zfhmin extensions require F extension"); |
877 | return; | |
878 | } | |
879 | ||
4b33598f | 880 | if (riscv_has_ext(env, RVD) && !riscv_has_ext(env, RVF)) { |
5ab10952 DHB |
881 | error_setg(errp, "D extension requires F extension"); |
882 | return; | |
883 | } | |
884 | ||
e7f0a803 WL |
885 | /* The V vector extension depends on the Zve64d extension */ |
886 | if (cpu->cfg.ext_v) { | |
887 | cpu->cfg.ext_zve64d = true; | |
888 | } | |
889 | ||
890 | /* The Zve64d extension depends on the Zve64f extension */ | |
891 | if (cpu->cfg.ext_zve64d) { | |
892 | cpu->cfg.ext_zve64f = true; | |
893 | } | |
894 | ||
895 | /* The Zve64f extension depends on the Zve32f extension */ | |
896 | if (cpu->cfg.ext_zve64f) { | |
897 | cpu->cfg.ext_zve32f = true; | |
898 | } | |
899 | ||
ffffd954 | 900 | if (cpu->cfg.ext_zve64d && !riscv_has_ext(env, RVD)) { |
e7f0a803 | 901 | error_setg(errp, "Zve64d/V extensions require D extension"); |
5ab10952 DHB |
902 | return; |
903 | } | |
904 | ||
4b33598f | 905 | if (cpu->cfg.ext_zve32f && !riscv_has_ext(env, RVF)) { |
5ab10952 DHB |
906 | error_setg(errp, "Zve32f/Zve64f extensions require F extension"); |
907 | return; | |
908 | } | |
909 | ||
2e60f9ec WL |
910 | if (cpu->cfg.ext_zvfh) { |
911 | cpu->cfg.ext_zvfhmin = true; | |
912 | } | |
913 | ||
914 | if (cpu->cfg.ext_zvfhmin && !cpu->cfg.ext_zve32f) { | |
915 | error_setg(errp, "Zvfh/Zvfhmin extensions require Zve32f extension"); | |
916 | return; | |
917 | } | |
918 | ||
919 | if (cpu->cfg.ext_zvfh && !cpu->cfg.ext_zfhmin) { | |
920 | error_setg(errp, "Zvfh extensions requires Zfhmin extension"); | |
921 | return; | |
922 | } | |
923 | ||
5ab10952 | 924 | /* Set the ISA extensions, checks should have happened above */ |
a0d805f0 WL |
925 | if (cpu->cfg.ext_zhinx) { |
926 | cpu->cfg.ext_zhinxmin = true; | |
927 | } | |
928 | ||
929 | if (cpu->cfg.ext_zdinx || cpu->cfg.ext_zhinxmin) { | |
5ab10952 DHB |
930 | cpu->cfg.ext_zfinx = true; |
931 | } | |
932 | ||
933 | if (cpu->cfg.ext_zfinx) { | |
934 | if (!cpu->cfg.ext_icsr) { | |
935 | error_setg(errp, "Zfinx extension requires Zicsr"); | |
936 | return; | |
937 | } | |
4b33598f | 938 | if (riscv_has_ext(env, RVF)) { |
5ab10952 | 939 | error_setg(errp, |
51f33081 | 940 | "Zfinx cannot be supported together with F extension"); |
5ab10952 DHB |
941 | return; |
942 | } | |
943 | } | |
944 | ||
00d312bd WL |
945 | if (cpu->cfg.ext_zce) { |
946 | cpu->cfg.ext_zca = true; | |
947 | cpu->cfg.ext_zcb = true; | |
948 | cpu->cfg.ext_zcmp = true; | |
949 | cpu->cfg.ext_zcmt = true; | |
4b33598f | 950 | if (riscv_has_ext(env, RVF) && env->misa_mxl_max == MXL_RV32) { |
00d312bd WL |
951 | cpu->cfg.ext_zcf = true; |
952 | } | |
953 | } | |
954 | ||
c00226e1 | 955 | if (riscv_has_ext(env, RVC)) { |
2288a5ce | 956 | cpu->cfg.ext_zca = true; |
4b33598f | 957 | if (riscv_has_ext(env, RVF) && env->misa_mxl_max == MXL_RV32) { |
2288a5ce WL |
958 | cpu->cfg.ext_zcf = true; |
959 | } | |
ffffd954 | 960 | if (riscv_has_ext(env, RVD)) { |
2288a5ce WL |
961 | cpu->cfg.ext_zcd = true; |
962 | } | |
963 | } | |
964 | ||
965 | if (env->misa_mxl_max != MXL_RV32 && cpu->cfg.ext_zcf) { | |
966 | error_setg(errp, "Zcf extension is only relevant to RV32"); | |
967 | return; | |
968 | } | |
969 | ||
4b33598f | 970 | if (!riscv_has_ext(env, RVF) && cpu->cfg.ext_zcf) { |
2288a5ce WL |
971 | error_setg(errp, "Zcf extension requires F extension"); |
972 | return; | |
973 | } | |
974 | ||
ffffd954 | 975 | if (!riscv_has_ext(env, RVD) && cpu->cfg.ext_zcd) { |
2288a5ce WL |
976 | error_setg(errp, "Zcd extension requires D extension"); |
977 | return; | |
978 | } | |
979 | ||
980 | if ((cpu->cfg.ext_zcf || cpu->cfg.ext_zcd || cpu->cfg.ext_zcb || | |
981 | cpu->cfg.ext_zcmp || cpu->cfg.ext_zcmt) && !cpu->cfg.ext_zca) { | |
982 | error_setg(errp, "Zcf/Zcd/Zcb/Zcmp/Zcmt extensions require Zca " | |
983 | "extension"); | |
984 | return; | |
985 | } | |
986 | ||
987 | if (cpu->cfg.ext_zcd && (cpu->cfg.ext_zcmp || cpu->cfg.ext_zcmt)) { | |
988 | error_setg(errp, "Zcmp/Zcmt extensions are incompatible with " | |
989 | "Zcd extension"); | |
990 | return; | |
991 | } | |
992 | ||
993 | if (cpu->cfg.ext_zcmt && !cpu->cfg.ext_icsr) { | |
994 | error_setg(errp, "Zcmt extension requires Zicsr extension"); | |
995 | return; | |
996 | } | |
997 | ||
5ab10952 DHB |
998 | if (cpu->cfg.ext_zk) { |
999 | cpu->cfg.ext_zkn = true; | |
1000 | cpu->cfg.ext_zkr = true; | |
1001 | cpu->cfg.ext_zkt = true; | |
1002 | } | |
1003 | ||
1004 | if (cpu->cfg.ext_zkn) { | |
1005 | cpu->cfg.ext_zbkb = true; | |
1006 | cpu->cfg.ext_zbkc = true; | |
1007 | cpu->cfg.ext_zbkx = true; | |
1008 | cpu->cfg.ext_zkne = true; | |
1009 | cpu->cfg.ext_zknd = true; | |
1010 | cpu->cfg.ext_zknh = true; | |
1011 | } | |
1012 | ||
1013 | if (cpu->cfg.ext_zks) { | |
1014 | cpu->cfg.ext_zbkb = true; | |
1015 | cpu->cfg.ext_zbkc = true; | |
1016 | cpu->cfg.ext_zbkx = true; | |
1017 | cpu->cfg.ext_zksed = true; | |
1018 | cpu->cfg.ext_zksh = true; | |
1019 | } | |
1020 | ||
5ab10952 DHB |
1021 | if (cpu->cfg.ext_v) { |
1022 | int vext_version = VEXT_VERSION_1_00_0; | |
5ab10952 DHB |
1023 | if (!is_power_of_2(cpu->cfg.vlen)) { |
1024 | error_setg(errp, | |
51f33081 | 1025 | "Vector extension VLEN must be power of 2"); |
5ab10952 DHB |
1026 | return; |
1027 | } | |
1028 | if (cpu->cfg.vlen > RV_VLEN_MAX || cpu->cfg.vlen < 128) { | |
1029 | error_setg(errp, | |
51f33081 WL |
1030 | "Vector extension implementation only supports VLEN " |
1031 | "in the range [128, %d]", RV_VLEN_MAX); | |
5ab10952 DHB |
1032 | return; |
1033 | } | |
1034 | if (!is_power_of_2(cpu->cfg.elen)) { | |
1035 | error_setg(errp, | |
51f33081 | 1036 | "Vector extension ELEN must be power of 2"); |
5ab10952 DHB |
1037 | return; |
1038 | } | |
51f33081 | 1039 | if (cpu->cfg.elen > 64 || cpu->cfg.elen < 8) { |
5ab10952 | 1040 | error_setg(errp, |
51f33081 WL |
1041 | "Vector extension implementation only supports ELEN " |
1042 | "in the range [8, 64]"); | |
5ab10952 DHB |
1043 | return; |
1044 | } | |
51f33081 WL |
1045 | if (cpu->cfg.vext_spec) { |
1046 | if (!g_strcmp0(cpu->cfg.vext_spec, "v1.0")) { | |
1047 | vext_version = VEXT_VERSION_1_00_0; | |
1048 | } else { | |
1049 | error_setg(errp, | |
1050 | "Unsupported vector spec version '%s'", | |
1051 | cpu->cfg.vext_spec); | |
1052 | return; | |
1053 | } | |
1054 | } else { | |
1055 | qemu_log("vector version is not specified, " | |
1056 | "use the default value v1.0\n"); | |
1057 | } | |
1058 | set_vext_version(env, vext_version); | |
5ab10952 | 1059 | } |
5ab10952 DHB |
1060 | } |
1061 | ||
6f23aaeb AG |
1062 | #ifndef CONFIG_USER_ONLY |
1063 | static void riscv_cpu_satp_mode_finalize(RISCVCPU *cpu, Error **errp) | |
1064 | { | |
1065 | bool rv32 = riscv_cpu_mxl(&cpu->env) == MXL_RV32; | |
6df3747a AG |
1066 | uint8_t satp_mode_map_max; |
1067 | uint8_t satp_mode_supported_max = | |
1068 | satp_mode_max_from_map(cpu->cfg.satp_mode.supported); | |
6f23aaeb AG |
1069 | |
1070 | if (cpu->cfg.satp_mode.map == 0) { | |
1071 | if (cpu->cfg.satp_mode.init == 0) { | |
1072 | /* If unset by the user, we fallback to the default satp mode. */ | |
1073 | set_satp_mode_default_map(cpu); | |
1074 | } else { | |
1075 | /* | |
1076 | * Find the lowest level that was disabled and then enable the | |
1077 | * first valid level below which can be found in | |
1078 | * valid_vm_1_10_32/64. | |
1079 | */ | |
1080 | for (int i = 1; i < 16; ++i) { | |
6df3747a AG |
1081 | if ((cpu->cfg.satp_mode.init & (1 << i)) && |
1082 | (cpu->cfg.satp_mode.supported & (1 << i))) { | |
6f23aaeb | 1083 | for (int j = i - 1; j >= 0; --j) { |
6df3747a | 1084 | if (cpu->cfg.satp_mode.supported & (1 << j)) { |
6f23aaeb AG |
1085 | cpu->cfg.satp_mode.map |= (1 << j); |
1086 | break; | |
1087 | } | |
1088 | } | |
1089 | break; | |
1090 | } | |
1091 | } | |
1092 | } | |
1093 | } | |
1094 | ||
6df3747a AG |
1095 | satp_mode_map_max = satp_mode_max_from_map(cpu->cfg.satp_mode.map); |
1096 | ||
1097 | /* Make sure the user asked for a supported configuration (HW and qemu) */ | |
1098 | if (satp_mode_map_max > satp_mode_supported_max) { | |
1099 | error_setg(errp, "satp_mode %s is higher than hw max capability %s", | |
1100 | satp_mode_str(satp_mode_map_max, rv32), | |
1101 | satp_mode_str(satp_mode_supported_max, rv32)); | |
1102 | return; | |
6f23aaeb AG |
1103 | } |
1104 | ||
1105 | /* | |
1106 | * Make sure the user did not ask for an invalid configuration as per | |
1107 | * the specification. | |
1108 | */ | |
6f23aaeb | 1109 | if (!rv32) { |
6df3747a | 1110 | for (int i = satp_mode_map_max - 1; i >= 0; --i) { |
6f23aaeb AG |
1111 | if (!(cpu->cfg.satp_mode.map & (1 << i)) && |
1112 | (cpu->cfg.satp_mode.init & (1 << i)) && | |
6df3747a | 1113 | (cpu->cfg.satp_mode.supported & (1 << i))) { |
6f23aaeb AG |
1114 | error_setg(errp, "cannot disable %s satp mode if %s " |
1115 | "is enabled", satp_mode_str(i, false), | |
6df3747a | 1116 | satp_mode_str(satp_mode_map_max, false)); |
6f23aaeb AG |
1117 | return; |
1118 | } | |
1119 | } | |
1120 | } | |
1121 | ||
1122 | /* Finally expand the map so that all valid modes are set */ | |
6df3747a AG |
1123 | for (int i = satp_mode_map_max - 1; i >= 0; --i) { |
1124 | if (cpu->cfg.satp_mode.supported & (1 << i)) { | |
6f23aaeb AG |
1125 | cpu->cfg.satp_mode.map |= (1 << i); |
1126 | } | |
1127 | } | |
1128 | } | |
1129 | #endif | |
1130 | ||
1131 | static void riscv_cpu_finalize_features(RISCVCPU *cpu, Error **errp) | |
1132 | { | |
1133 | #ifndef CONFIG_USER_ONLY | |
1134 | Error *local_err = NULL; | |
1135 | ||
1136 | riscv_cpu_satp_mode_finalize(cpu, &local_err); | |
1137 | if (local_err != NULL) { | |
1138 | error_propagate(errp, local_err); | |
1139 | return; | |
1140 | } | |
1141 | #endif | |
1142 | } | |
1143 | ||
1ffa805c DHB |
1144 | static void riscv_cpu_sync_misa_cfg(CPURISCVState *env) |
1145 | { | |
1146 | uint32_t ext = 0; | |
1147 | ||
74828eab | 1148 | if (riscv_has_ext(env, RVI)) { |
1ffa805c DHB |
1149 | ext |= RVI; |
1150 | } | |
427d8e7d | 1151 | if (riscv_has_ext(env, RVE)) { |
1ffa805c DHB |
1152 | ext |= RVE; |
1153 | } | |
1a36e23a | 1154 | if (riscv_has_ext(env, RVM)) { |
1ffa805c DHB |
1155 | ext |= RVM; |
1156 | } | |
4c759943 | 1157 | if (riscv_has_ext(env, RVA)) { |
1ffa805c DHB |
1158 | ext |= RVA; |
1159 | } | |
4b33598f | 1160 | if (riscv_has_ext(env, RVF)) { |
1ffa805c DHB |
1161 | ext |= RVF; |
1162 | } | |
ffffd954 | 1163 | if (riscv_has_ext(env, RVD)) { |
1ffa805c DHB |
1164 | ext |= RVD; |
1165 | } | |
c00226e1 | 1166 | if (riscv_has_ext(env, RVC)) { |
1ffa805c DHB |
1167 | ext |= RVC; |
1168 | } | |
f1ea2a52 | 1169 | if (riscv_has_ext(env, RVS)) { |
1ffa805c DHB |
1170 | ext |= RVS; |
1171 | } | |
e17801e1 | 1172 | if (riscv_has_ext(env, RVU)) { |
1ffa805c DHB |
1173 | ext |= RVU; |
1174 | } | |
1175 | if (riscv_cpu_cfg(env)->ext_h) { | |
1176 | ext |= RVH; | |
1177 | } | |
1178 | if (riscv_cpu_cfg(env)->ext_v) { | |
1179 | ext |= RVV; | |
1180 | } | |
1181 | if (riscv_cpu_cfg(env)->ext_j) { | |
1182 | ext |= RVJ; | |
1183 | } | |
1184 | ||
1185 | env->misa_ext = env->misa_ext_mask = ext; | |
1186 | } | |
1187 | ||
6508272a DHB |
1188 | static void riscv_cpu_validate_misa_priv(CPURISCVState *env, Error **errp) |
1189 | { | |
1190 | if (riscv_has_ext(env, RVH) && env->priv_ver < PRIV_VERSION_1_12_0) { | |
1191 | error_setg(errp, "H extension requires priv spec 1.12.0"); | |
1192 | return; | |
1193 | } | |
1194 | } | |
1195 | ||
dc5bd18f MC |
1196 | static void riscv_cpu_realize(DeviceState *dev, Error **errp) |
1197 | { | |
1198 | CPUState *cs = CPU(dev); | |
c4e95030 AF |
1199 | RISCVCPU *cpu = RISCV_CPU(dev); |
1200 | CPURISCVState *env = &cpu->env; | |
dc5bd18f | 1201 | RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(dev); |
1191be09 | 1202 | CPUClass *cc = CPU_CLASS(mcc); |
9a1f054d | 1203 | int i, priv_version = -1; |
dc5bd18f MC |
1204 | Error *local_err = NULL; |
1205 | ||
1206 | cpu_exec_realizefn(cs, &local_err); | |
1207 | if (local_err != NULL) { | |
1208 | error_propagate(errp, local_err); | |
1209 | return; | |
1210 | } | |
1211 | ||
c4e95030 | 1212 | if (cpu->cfg.priv_spec) { |
7100fe6c AP |
1213 | if (!g_strcmp0(cpu->cfg.priv_spec, "v1.12.0")) { |
1214 | priv_version = PRIV_VERSION_1_12_0; | |
1215 | } else if (!g_strcmp0(cpu->cfg.priv_spec, "v1.11.0")) { | |
e3147506 AF |
1216 | priv_version = PRIV_VERSION_1_11_0; |
1217 | } else if (!g_strcmp0(cpu->cfg.priv_spec, "v1.10.0")) { | |
c4e95030 | 1218 | priv_version = PRIV_VERSION_1_10_0; |
c4e95030 AF |
1219 | } else { |
1220 | error_setg(errp, | |
1221 | "Unsupported privilege spec version '%s'", | |
1222 | cpu->cfg.priv_spec); | |
1223 | return; | |
1224 | } | |
1225 | } | |
1226 | ||
18800095 | 1227 | if (priv_version >= PRIV_VERSION_1_10_0) { |
a8b37120 | 1228 | set_priv_version(env, priv_version); |
a8b37120 | 1229 | } |
c4e95030 | 1230 | |
1ffa805c DHB |
1231 | /* |
1232 | * We can't be sure of whether we set defaults during cpu_init() | |
1233 | * or whether the user enabled/disabled some bits via cpu->cfg | |
1234 | * flags. Sync env->misa_ext with cpu->cfg now to allow us to | |
1235 | * use just env->misa_ext later. | |
1236 | */ | |
1237 | riscv_cpu_sync_misa_cfg(env); | |
1238 | ||
6508272a DHB |
1239 | riscv_cpu_validate_misa_priv(env, &local_err); |
1240 | if (local_err != NULL) { | |
1241 | error_propagate(errp, local_err); | |
1242 | return; | |
1243 | } | |
1244 | ||
9a1f054d AP |
1245 | /* Force disable extensions if priv spec version does not match */ |
1246 | for (i = 0; i < ARRAY_SIZE(isa_edata_arr); i++) { | |
1247 | if (isa_ext_is_enabled(cpu, &isa_edata_arr[i]) && | |
1248 | (env->priv_ver < isa_edata_arr[i].min_version)) { | |
1249 | isa_ext_update_enabled(cpu, &isa_edata_arr[i], false); | |
1250 | #ifndef CONFIG_USER_ONLY | |
877a3a37 BM |
1251 | warn_report("disabling %s extension for hart 0x" TARGET_FMT_lx |
1252 | " because privilege spec version does not match", | |
1253 | isa_edata_arr[i].name, env->mhartid); | |
9a1f054d AP |
1254 | #else |
1255 | warn_report("disabling %s extension because " | |
1256 | "privilege spec version does not match", | |
1257 | isa_edata_arr[i].name); | |
1258 | #endif | |
1259 | } | |
1260 | } | |
1261 | ||
6a3ffda2 | 1262 | if (cpu->cfg.epmp && !cpu->cfg.pmp) { |
5da9514e HW |
1263 | /* |
1264 | * Enhanced PMP should only be available | |
1265 | * on harts with PMP support | |
1266 | */ | |
6a3ffda2 DHB |
1267 | error_setg(errp, "Invalid configuration: EPMP requires PMP support"); |
1268 | return; | |
1acdb3b0 BM |
1269 | } |
1270 | ||
73f6ed97 | 1271 | |
43888c2f AP |
1272 | #ifndef CONFIG_USER_ONLY |
1273 | if (cpu->cfg.ext_sstc) { | |
1274 | riscv_timer_init(cpu); | |
1275 | } | |
1276 | #endif /* CONFIG_USER_ONLY */ | |
1277 | ||
e91a7227 RH |
1278 | /* Validate that MISA_MXL is set properly. */ |
1279 | switch (env->misa_mxl_max) { | |
1280 | #ifdef TARGET_RISCV64 | |
1281 | case MXL_RV64: | |
332dab68 | 1282 | case MXL_RV128: |
6c3a9247 | 1283 | cc->gdb_core_xml_file = "riscv-64bit-cpu.xml"; |
332dab68 | 1284 | break; |
e91a7227 RH |
1285 | #endif |
1286 | case MXL_RV32: | |
1191be09 | 1287 | cc->gdb_core_xml_file = "riscv-32bit-cpu.xml"; |
e91a7227 RH |
1288 | break; |
1289 | default: | |
1290 | g_assert_not_reached(); | |
1291 | } | |
1292 | assert(env->misa_mxl_max == env->misa_mxl); | |
1293 | ||
5ab10952 DHB |
1294 | riscv_cpu_validate_set_extensions(cpu, &local_err); |
1295 | if (local_err != NULL) { | |
1296 | error_propagate(errp, local_err); | |
1297 | return; | |
b55d7d34 AF |
1298 | } |
1299 | ||
14664483 AP |
1300 | #ifndef CONFIG_USER_ONLY |
1301 | if (cpu->cfg.pmu_num) { | |
1302 | if (!riscv_pmu_init(cpu, cpu->cfg.pmu_num) && cpu->cfg.ext_sscofpmf) { | |
1303 | cpu->pmu_timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, | |
1304 | riscv_pmu_timer_cb, cpu); | |
1305 | } | |
1306 | } | |
1307 | #endif | |
1308 | ||
6f23aaeb AG |
1309 | riscv_cpu_finalize_features(cpu, &local_err); |
1310 | if (local_err != NULL) { | |
1311 | error_propagate(errp, local_err); | |
1312 | return; | |
1313 | } | |
1314 | ||
5371f5cd JW |
1315 | riscv_cpu_register_gdb_regs_for_features(cs); |
1316 | ||
dc5bd18f MC |
1317 | qemu_init_vcpu(cs); |
1318 | cpu_reset(cs); | |
1319 | ||
1320 | mcc->parent_realize(dev, errp); | |
1321 | } | |
1322 | ||
0f0b70ee | 1323 | #ifndef CONFIG_USER_ONLY |
6f23aaeb AG |
1324 | static void cpu_riscv_get_satp(Object *obj, Visitor *v, const char *name, |
1325 | void *opaque, Error **errp) | |
1326 | { | |
1327 | RISCVSATPMap *satp_map = opaque; | |
1328 | uint8_t satp = satp_mode_from_str(name); | |
1329 | bool value; | |
1330 | ||
1331 | value = satp_map->map & (1 << satp); | |
1332 | ||
1333 | visit_type_bool(v, name, &value, errp); | |
1334 | } | |
1335 | ||
1336 | static void cpu_riscv_set_satp(Object *obj, Visitor *v, const char *name, | |
1337 | void *opaque, Error **errp) | |
1338 | { | |
1339 | RISCVSATPMap *satp_map = opaque; | |
1340 | uint8_t satp = satp_mode_from_str(name); | |
1341 | bool value; | |
1342 | ||
1343 | if (!visit_type_bool(v, name, &value, errp)) { | |
1344 | return; | |
1345 | } | |
1346 | ||
1347 | satp_map->map = deposit32(satp_map->map, satp, 1, value); | |
1348 | satp_map->init |= 1 << satp; | |
1349 | } | |
1350 | ||
1351 | static void riscv_add_satp_mode_properties(Object *obj) | |
1352 | { | |
1353 | RISCVCPU *cpu = RISCV_CPU(obj); | |
1354 | ||
1355 | if (cpu->env.misa_mxl == MXL_RV32) { | |
1356 | object_property_add(obj, "sv32", "bool", cpu_riscv_get_satp, | |
1357 | cpu_riscv_set_satp, NULL, &cpu->cfg.satp_mode); | |
1358 | } else { | |
1359 | object_property_add(obj, "sv39", "bool", cpu_riscv_get_satp, | |
1360 | cpu_riscv_set_satp, NULL, &cpu->cfg.satp_mode); | |
1361 | object_property_add(obj, "sv48", "bool", cpu_riscv_get_satp, | |
1362 | cpu_riscv_set_satp, NULL, &cpu->cfg.satp_mode); | |
1363 | object_property_add(obj, "sv57", "bool", cpu_riscv_get_satp, | |
1364 | cpu_riscv_set_satp, NULL, &cpu->cfg.satp_mode); | |
1365 | object_property_add(obj, "sv64", "bool", cpu_riscv_get_satp, | |
1366 | cpu_riscv_set_satp, NULL, &cpu->cfg.satp_mode); | |
1367 | } | |
1368 | } | |
1369 | ||
0f0b70ee AF |
1370 | static void riscv_cpu_set_irq(void *opaque, int irq, int level) |
1371 | { | |
1372 | RISCVCPU *cpu = RISCV_CPU(opaque); | |
cd032fe7 | 1373 | CPURISCVState *env = &cpu->env; |
0f0b70ee | 1374 | |
cd032fe7 AP |
1375 | if (irq < IRQ_LOCAL_MAX) { |
1376 | switch (irq) { | |
1377 | case IRQ_U_SOFT: | |
1378 | case IRQ_S_SOFT: | |
1379 | case IRQ_VS_SOFT: | |
1380 | case IRQ_M_SOFT: | |
1381 | case IRQ_U_TIMER: | |
1382 | case IRQ_S_TIMER: | |
1383 | case IRQ_VS_TIMER: | |
1384 | case IRQ_M_TIMER: | |
1385 | case IRQ_U_EXT: | |
cd032fe7 AP |
1386 | case IRQ_VS_EXT: |
1387 | case IRQ_M_EXT: | |
8b5c807b | 1388 | if (kvm_enabled()) { |
cd032fe7 | 1389 | kvm_riscv_set_irq(cpu, irq, level); |
8b5c807b | 1390 | } else { |
bbb9fc25 | 1391 | riscv_cpu_update_mip(env, 1 << irq, BOOL_TO_MASK(level)); |
8b5c807b | 1392 | } |
cd032fe7 | 1393 | break; |
33fe584f AF |
1394 | case IRQ_S_EXT: |
1395 | if (kvm_enabled()) { | |
1396 | kvm_riscv_set_irq(cpu, irq, level); | |
1397 | } else { | |
1398 | env->external_seip = level; | |
bbb9fc25 | 1399 | riscv_cpu_update_mip(env, 1 << irq, |
33fe584f AF |
1400 | BOOL_TO_MASK(level | env->software_seip)); |
1401 | } | |
1402 | break; | |
cd032fe7 AP |
1403 | default: |
1404 | g_assert_not_reached(); | |
2b650fbb | 1405 | } |
cd032fe7 AP |
1406 | } else if (irq < (IRQ_LOCAL_MAX + IRQ_LOCAL_GUEST_MAX)) { |
1407 | /* Require H-extension for handling guest local interrupts */ | |
1408 | if (!riscv_has_ext(env, RVH)) { | |
1409 | g_assert_not_reached(); | |
1410 | } | |
1411 | ||
1412 | /* Compute bit position in HGEIP CSR */ | |
1413 | irq = irq - IRQ_LOCAL_MAX + 1; | |
1414 | if (env->geilen < irq) { | |
1415 | g_assert_not_reached(); | |
1416 | } | |
1417 | ||
1418 | /* Update HGEIP CSR */ | |
1419 | env->hgeip &= ~((target_ulong)1 << irq); | |
1420 | if (level) { | |
1421 | env->hgeip |= (target_ulong)1 << irq; | |
1422 | } | |
1423 | ||
1424 | /* Update mip.SGEIP bit */ | |
bbb9fc25 | 1425 | riscv_cpu_update_mip(env, MIP_SGEIP, |
cd032fe7 AP |
1426 | BOOL_TO_MASK(!!(env->hgeie & env->hgeip))); |
1427 | } else { | |
0f0b70ee AF |
1428 | g_assert_not_reached(); |
1429 | } | |
1430 | } | |
1431 | #endif /* CONFIG_USER_ONLY */ | |
1432 | ||
dc5bd18f MC |
1433 | static void riscv_cpu_init(Object *obj) |
1434 | { | |
dc5bd18f MC |
1435 | RISCVCPU *cpu = RISCV_CPU(obj); |
1436 | ||
26b2bc58 AF |
1437 | cpu->cfg.ext_ifencei = true; |
1438 | cpu->cfg.ext_icsr = true; | |
1439 | cpu->cfg.mmu = true; | |
1440 | cpu->cfg.pmp = true; | |
1441 | ||
7506ed90 | 1442 | cpu_set_cpustate_pointers(cpu); |
0f0b70ee AF |
1443 | |
1444 | #ifndef CONFIG_USER_ONLY | |
cd032fe7 AP |
1445 | qdev_init_gpio_in(DEVICE(cpu), riscv_cpu_set_irq, |
1446 | IRQ_LOCAL_MAX + IRQ_LOCAL_GUEST_MAX); | |
0f0b70ee | 1447 | #endif /* CONFIG_USER_ONLY */ |
dc5bd18f MC |
1448 | } |
1449 | ||
b3df64c8 DHB |
1450 | typedef struct RISCVCPUMisaExtConfig { |
1451 | const char *name; | |
1452 | const char *description; | |
1453 | target_ulong misa_bit; | |
1454 | bool enabled; | |
1455 | } RISCVCPUMisaExtConfig; | |
1456 | ||
1457 | static void cpu_set_misa_ext_cfg(Object *obj, Visitor *v, const char *name, | |
1458 | void *opaque, Error **errp) | |
1459 | { | |
1460 | const RISCVCPUMisaExtConfig *misa_ext_cfg = opaque; | |
1461 | target_ulong misa_bit = misa_ext_cfg->misa_bit; | |
1462 | RISCVCPU *cpu = RISCV_CPU(obj); | |
1463 | CPURISCVState *env = &cpu->env; | |
1464 | bool value; | |
1465 | ||
1466 | if (!visit_type_bool(v, name, &value, errp)) { | |
1467 | return; | |
1468 | } | |
1469 | ||
1470 | if (value) { | |
1471 | env->misa_ext |= misa_bit; | |
1472 | env->misa_ext_mask |= misa_bit; | |
1473 | } else { | |
1474 | env->misa_ext &= ~misa_bit; | |
1475 | env->misa_ext_mask &= ~misa_bit; | |
1476 | } | |
1477 | } | |
1478 | ||
1479 | static void cpu_get_misa_ext_cfg(Object *obj, Visitor *v, const char *name, | |
1480 | void *opaque, Error **errp) | |
1481 | { | |
1482 | const RISCVCPUMisaExtConfig *misa_ext_cfg = opaque; | |
1483 | target_ulong misa_bit = misa_ext_cfg->misa_bit; | |
1484 | RISCVCPU *cpu = RISCV_CPU(obj); | |
1485 | CPURISCVState *env = &cpu->env; | |
1486 | bool value; | |
1487 | ||
1488 | value = env->misa_ext & misa_bit; | |
1489 | ||
1490 | visit_type_bool(v, name, &value, errp); | |
1491 | } | |
1492 | ||
4c759943 DHB |
1493 | static const RISCVCPUMisaExtConfig misa_ext_cfgs[] = { |
1494 | {.name = "a", .description = "Atomic instructions", | |
1495 | .misa_bit = RVA, .enabled = true}, | |
c00226e1 DHB |
1496 | {.name = "c", .description = "Compressed instructions", |
1497 | .misa_bit = RVC, .enabled = true}, | |
ffffd954 DHB |
1498 | {.name = "d", .description = "Double-precision float point", |
1499 | .misa_bit = RVD, .enabled = true}, | |
4b33598f DHB |
1500 | {.name = "f", .description = "Single-precision float point", |
1501 | .misa_bit = RVF, .enabled = true}, | |
74828eab DHB |
1502 | {.name = "i", .description = "Base integer instruction set", |
1503 | .misa_bit = RVI, .enabled = true}, | |
427d8e7d DHB |
1504 | {.name = "e", .description = "Base integer instruction set (embedded)", |
1505 | .misa_bit = RVE, .enabled = false}, | |
1a36e23a DHB |
1506 | {.name = "m", .description = "Integer multiplication and division", |
1507 | .misa_bit = RVM, .enabled = true}, | |
f1ea2a52 DHB |
1508 | {.name = "s", .description = "Supervisor-level instructions", |
1509 | .misa_bit = RVS, .enabled = true}, | |
e17801e1 DHB |
1510 | {.name = "u", .description = "User-level instructions", |
1511 | .misa_bit = RVU, .enabled = true}, | |
4c759943 | 1512 | }; |
b3df64c8 DHB |
1513 | |
1514 | static void riscv_cpu_add_misa_properties(Object *cpu_obj) | |
1515 | { | |
1516 | int i; | |
1517 | ||
1518 | for (i = 0; i < ARRAY_SIZE(misa_ext_cfgs); i++) { | |
1519 | const RISCVCPUMisaExtConfig *misa_cfg = &misa_ext_cfgs[i]; | |
1520 | ||
1521 | object_property_add(cpu_obj, misa_cfg->name, "bool", | |
1522 | cpu_get_misa_ext_cfg, | |
1523 | cpu_set_misa_ext_cfg, | |
1524 | NULL, (void *)misa_cfg); | |
1525 | object_property_set_description(cpu_obj, misa_cfg->name, | |
1526 | misa_cfg->description); | |
1527 | object_property_set_bool(cpu_obj, misa_cfg->name, | |
1528 | misa_cfg->enabled, NULL); | |
1529 | } | |
1530 | } | |
1531 | ||
26b2bc58 | 1532 | static Property riscv_cpu_extensions[] = { |
9d3d60b7 | 1533 | /* Defaults for standard extensions */ |
1d398ab9 | 1534 | DEFINE_PROP_BOOL("g", RISCVCPU, cfg.ext_g, false), |
9ec6622d | 1535 | DEFINE_PROP_BOOL("v", RISCVCPU, cfg.ext_v, false), |
07cb270a | 1536 | DEFINE_PROP_BOOL("h", RISCVCPU, cfg.ext_h, true), |
18d6d89e | 1537 | DEFINE_PROP_UINT8("pmu-num", RISCVCPU, cfg.pmu_num, 16), |
14664483 | 1538 | DEFINE_PROP_BOOL("sscofpmf", RISCVCPU, cfg.ext_sscofpmf, false), |
9d3d60b7 AF |
1539 | DEFINE_PROP_BOOL("Zifencei", RISCVCPU, cfg.ext_ifencei, true), |
1540 | DEFINE_PROP_BOOL("Zicsr", RISCVCPU, cfg.ext_icsr, true), | |
4696f0ab | 1541 | DEFINE_PROP_BOOL("Zihintpause", RISCVCPU, cfg.ext_zihintpause, true), |
260b594d | 1542 | DEFINE_PROP_BOOL("Zawrs", RISCVCPU, cfg.ext_zawrs, true), |
13fb8c7b | 1543 | DEFINE_PROP_BOOL("Zfh", RISCVCPU, cfg.ext_zfh, false), |
e5237730 | 1544 | DEFINE_PROP_BOOL("Zfhmin", RISCVCPU, cfg.ext_zfhmin, false), |
2fc1b44d | 1545 | DEFINE_PROP_BOOL("Zve32f", RISCVCPU, cfg.ext_zve32f, false), |
bfefe406 | 1546 | DEFINE_PROP_BOOL("Zve64f", RISCVCPU, cfg.ext_zve64f, false), |
058d9d30 | 1547 | DEFINE_PROP_BOOL("Zve64d", RISCVCPU, cfg.ext_zve64d, false), |
9d3d60b7 AF |
1548 | DEFINE_PROP_BOOL("mmu", RISCVCPU, cfg.mmu, true), |
1549 | DEFINE_PROP_BOOL("pmp", RISCVCPU, cfg.pmp, true), | |
43888c2f | 1550 | DEFINE_PROP_BOOL("sstc", RISCVCPU, cfg.ext_sstc, true), |
9d3d60b7 AF |
1551 | |
1552 | DEFINE_PROP_STRING("priv_spec", RISCVCPU, cfg.priv_spec), | |
9ec6622d FC |
1553 | DEFINE_PROP_STRING("vext_spec", RISCVCPU, cfg.vext_spec), |
1554 | DEFINE_PROP_UINT16("vlen", RISCVCPU, cfg.vlen, 128), | |
1555 | DEFINE_PROP_UINT16("elen", RISCVCPU, cfg.elen, 64), | |
9d3d60b7 | 1556 | |
62108f05 WL |
1557 | DEFINE_PROP_BOOL("svadu", RISCVCPU, cfg.ext_svadu, true), |
1558 | ||
c5d77ddd | 1559 | DEFINE_PROP_BOOL("svinval", RISCVCPU, cfg.ext_svinval, false), |
2bacb224 | 1560 | DEFINE_PROP_BOOL("svnapot", RISCVCPU, cfg.ext_svnapot, false), |
bbce8ba8 | 1561 | DEFINE_PROP_BOOL("svpbmt", RISCVCPU, cfg.ext_svpbmt, false), |
2bacb224 | 1562 | |
0643c12e VG |
1563 | DEFINE_PROP_BOOL("zba", RISCVCPU, cfg.ext_zba, true), |
1564 | DEFINE_PROP_BOOL("zbb", RISCVCPU, cfg.ext_zbb, true), | |
1565 | DEFINE_PROP_BOOL("zbc", RISCVCPU, cfg.ext_zbc, true), | |
cf7ed971 WL |
1566 | DEFINE_PROP_BOOL("zbkb", RISCVCPU, cfg.ext_zbkb, false), |
1567 | DEFINE_PROP_BOOL("zbkc", RISCVCPU, cfg.ext_zbkc, false), | |
1568 | DEFINE_PROP_BOOL("zbkx", RISCVCPU, cfg.ext_zbkx, false), | |
0643c12e | 1569 | DEFINE_PROP_BOOL("zbs", RISCVCPU, cfg.ext_zbs, true), |
cf7ed971 WL |
1570 | DEFINE_PROP_BOOL("zk", RISCVCPU, cfg.ext_zk, false), |
1571 | DEFINE_PROP_BOOL("zkn", RISCVCPU, cfg.ext_zkn, false), | |
1572 | DEFINE_PROP_BOOL("zknd", RISCVCPU, cfg.ext_zknd, false), | |
1573 | DEFINE_PROP_BOOL("zkne", RISCVCPU, cfg.ext_zkne, false), | |
1574 | DEFINE_PROP_BOOL("zknh", RISCVCPU, cfg.ext_zknh, false), | |
1575 | DEFINE_PROP_BOOL("zkr", RISCVCPU, cfg.ext_zkr, false), | |
1576 | DEFINE_PROP_BOOL("zks", RISCVCPU, cfg.ext_zks, false), | |
1577 | DEFINE_PROP_BOOL("zksed", RISCVCPU, cfg.ext_zksed, false), | |
1578 | DEFINE_PROP_BOOL("zksh", RISCVCPU, cfg.ext_zksh, false), | |
1579 | DEFINE_PROP_BOOL("zkt", RISCVCPU, cfg.ext_zkt, false), | |
dfdb46a3 | 1580 | |
6b1accef WL |
1581 | DEFINE_PROP_BOOL("zdinx", RISCVCPU, cfg.ext_zdinx, false), |
1582 | DEFINE_PROP_BOOL("zfinx", RISCVCPU, cfg.ext_zfinx, false), | |
1583 | DEFINE_PROP_BOOL("zhinx", RISCVCPU, cfg.ext_zhinx, false), | |
1584 | DEFINE_PROP_BOOL("zhinxmin", RISCVCPU, cfg.ext_zhinxmin, false), | |
1585 | ||
e05da09b CM |
1586 | DEFINE_PROP_BOOL("zicbom", RISCVCPU, cfg.ext_icbom, true), |
1587 | DEFINE_PROP_UINT16("cbom_blocksize", RISCVCPU, cfg.cbom_blocksize, 64), | |
a939c500 CM |
1588 | DEFINE_PROP_BOOL("zicboz", RISCVCPU, cfg.ext_icboz, true), |
1589 | DEFINE_PROP_UINT16("cboz_blocksize", RISCVCPU, cfg.cboz_blocksize, 64), | |
1590 | ||
6d00ffad WL |
1591 | DEFINE_PROP_BOOL("zmmul", RISCVCPU, cfg.ext_zmmul, false), |
1592 | ||
0d429bd2 | 1593 | /* Vendor-specific custom extensions */ |
c9410a68 | 1594 | DEFINE_PROP_BOOL("xtheadba", RISCVCPU, cfg.ext_xtheadba, false), |
426c0491 | 1595 | DEFINE_PROP_BOOL("xtheadbb", RISCVCPU, cfg.ext_xtheadbb, false), |
fa134585 | 1596 | DEFINE_PROP_BOOL("xtheadbs", RISCVCPU, cfg.ext_xtheadbs, false), |
49a7f3aa | 1597 | DEFINE_PROP_BOOL("xtheadcmo", RISCVCPU, cfg.ext_xtheadcmo, false), |
32909338 | 1598 | DEFINE_PROP_BOOL("xtheadcondmov", RISCVCPU, cfg.ext_xtheadcondmov, false), |
d4d90115 | 1599 | DEFINE_PROP_BOOL("xtheadfmemidx", RISCVCPU, cfg.ext_xtheadfmemidx, false), |
578086ba | 1600 | DEFINE_PROP_BOOL("xtheadfmv", RISCVCPU, cfg.ext_xtheadfmv, false), |
b8a5832b | 1601 | DEFINE_PROP_BOOL("xtheadmac", RISCVCPU, cfg.ext_xtheadmac, false), |
45f9df86 | 1602 | DEFINE_PROP_BOOL("xtheadmemidx", RISCVCPU, cfg.ext_xtheadmemidx, false), |
af99aa72 | 1603 | DEFINE_PROP_BOOL("xtheadmempair", RISCVCPU, cfg.ext_xtheadmempair, false), |
134c3ffa | 1604 | DEFINE_PROP_BOOL("xtheadsync", RISCVCPU, cfg.ext_xtheadsync, false), |
0d429bd2 PT |
1605 | DEFINE_PROP_BOOL("xventanacondops", RISCVCPU, cfg.ext_XVentanaCondOps, false), |
1606 | ||
dfdb46a3 | 1607 | /* These are experimental so mark with 'x-' */ |
b8e1f32c | 1608 | DEFINE_PROP_BOOL("x-zicond", RISCVCPU, cfg.ext_zicond, false), |
0ee9a4e5 | 1609 | DEFINE_PROP_BOOL("x-j", RISCVCPU, cfg.ext_j, false), |
d364c0ab WL |
1610 | |
1611 | DEFINE_PROP_BOOL("x-zca", RISCVCPU, cfg.ext_zca, false), | |
1612 | DEFINE_PROP_BOOL("x-zcb", RISCVCPU, cfg.ext_zcb, false), | |
1613 | DEFINE_PROP_BOOL("x-zcd", RISCVCPU, cfg.ext_zcd, false), | |
00d312bd | 1614 | DEFINE_PROP_BOOL("x-zce", RISCVCPU, cfg.ext_zce, false), |
d364c0ab WL |
1615 | DEFINE_PROP_BOOL("x-zcf", RISCVCPU, cfg.ext_zcf, false), |
1616 | DEFINE_PROP_BOOL("x-zcmp", RISCVCPU, cfg.ext_zcmp, false), | |
1617 | DEFINE_PROP_BOOL("x-zcmt", RISCVCPU, cfg.ext_zcmt, false), | |
1618 | ||
a44da25a | 1619 | /* ePMP 0.9.3 */ |
5da9514e | 1620 | DEFINE_PROP_BOOL("x-epmp", RISCVCPU, cfg.epmp, false), |
dc9acc9c AP |
1621 | DEFINE_PROP_BOOL("x-smaia", RISCVCPU, cfg.ext_smaia, false), |
1622 | DEFINE_PROP_BOOL("x-ssaia", RISCVCPU, cfg.ext_ssaia, false), | |
5da9514e | 1623 | |
058d9d30 WL |
1624 | DEFINE_PROP_BOOL("x-zvfh", RISCVCPU, cfg.ext_zvfh, false), |
1625 | DEFINE_PROP_BOOL("x-zvfhmin", RISCVCPU, cfg.ext_zvfhmin, false), | |
1626 | ||
26b2bc58 AF |
1627 | DEFINE_PROP_END_OF_LIST(), |
1628 | }; | |
1629 | ||
c66ffcd5 DHB |
1630 | /* |
1631 | * Register CPU props based on env.misa_ext. If a non-zero | |
1632 | * value was set, register only the required cpu->cfg.ext_* | |
1633 | * properties and leave. env.misa_ext = 0 means that we want | |
1634 | * all the default properties to be registered. | |
1635 | */ | |
c01756a7 | 1636 | static void register_cpu_props(Object *obj) |
26b2bc58 | 1637 | { |
c01756a7 | 1638 | RISCVCPU *cpu = RISCV_CPU(obj); |
c66ffcd5 | 1639 | uint32_t misa_ext = cpu->env.misa_ext; |
26b2bc58 | 1640 | Property *prop; |
c01756a7 | 1641 | DeviceState *dev = DEVICE(obj); |
26b2bc58 | 1642 | |
c66ffcd5 DHB |
1643 | /* |
1644 | * If misa_ext is not zero, set cfg properties now to | |
1645 | * allow them to be read during riscv_cpu_realize() | |
1646 | * later on. | |
1647 | */ | |
1648 | if (cpu->env.misa_ext != 0) { | |
c66ffcd5 | 1649 | cpu->cfg.ext_v = misa_ext & RVV; |
c66ffcd5 DHB |
1650 | cpu->cfg.ext_h = misa_ext & RVH; |
1651 | cpu->cfg.ext_j = misa_ext & RVJ; | |
1652 | ||
1653 | /* | |
1654 | * We don't want to set the default riscv_cpu_extensions | |
1655 | * in this case. | |
1656 | */ | |
1657 | return; | |
1658 | } | |
1659 | ||
b3df64c8 DHB |
1660 | riscv_cpu_add_misa_properties(obj); |
1661 | ||
26b2bc58 AF |
1662 | for (prop = riscv_cpu_extensions; prop && prop->name; prop++) { |
1663 | qdev_property_add_static(dev, prop); | |
1664 | } | |
6f23aaeb AG |
1665 | |
1666 | #ifndef CONFIG_USER_ONLY | |
1667 | riscv_add_satp_mode_properties(obj); | |
1668 | #endif | |
26b2bc58 AF |
1669 | } |
1670 | ||
1671 | static Property riscv_cpu_properties[] = { | |
1672 | DEFINE_PROP_BOOL("debug", RISCVCPU, cfg.debug, true), | |
1673 | ||
1674 | DEFINE_PROP_UINT32("mvendorid", RISCVCPU, cfg.mvendorid, 0), | |
1675 | DEFINE_PROP_UINT64("marchid", RISCVCPU, cfg.marchid, RISCV_CPU_MARCHID), | |
1676 | DEFINE_PROP_UINT64("mimpid", RISCVCPU, cfg.mimpid, RISCV_CPU_MIMPID), | |
1677 | ||
277b210d AF |
1678 | #ifndef CONFIG_USER_ONLY |
1679 | DEFINE_PROP_UINT64("resetvec", RISCVCPU, env.resetvec, DEFAULT_RSTVEC), | |
1680 | #endif | |
a4a9a443 TO |
1681 | |
1682 | DEFINE_PROP_BOOL("short-isa-string", RISCVCPU, cfg.short_isa_string, false), | |
b8312675 | 1683 | |
1684 | DEFINE_PROP_BOOL("rvv_ta_all_1s", RISCVCPU, cfg.rvv_ta_all_1s, false), | |
1ad3f9bd | 1685 | DEFINE_PROP_BOOL("rvv_ma_all_1s", RISCVCPU, cfg.rvv_ma_all_1s, false), |
54bd9b6e DHB |
1686 | |
1687 | /* | |
1688 | * write_misa() is marked as experimental for now so mark | |
1689 | * it with -x and default to 'false'. | |
1690 | */ | |
1691 | DEFINE_PROP_BOOL("x-misa-w", RISCVCPU, cfg.misa_w, false), | |
c4e95030 AF |
1692 | DEFINE_PROP_END_OF_LIST(), |
1693 | }; | |
1694 | ||
edf64786 SP |
1695 | static gchar *riscv_gdb_arch_name(CPUState *cs) |
1696 | { | |
1697 | RISCVCPU *cpu = RISCV_CPU(cs); | |
1698 | CPURISCVState *env = &cpu->env; | |
1699 | ||
db23e5d9 RH |
1700 | switch (riscv_cpu_mxl(env)) { |
1701 | case MXL_RV32: | |
edf64786 | 1702 | return g_strdup("riscv:rv32"); |
db23e5d9 | 1703 | case MXL_RV64: |
332dab68 | 1704 | case MXL_RV128: |
edf64786 | 1705 | return g_strdup("riscv:rv64"); |
db23e5d9 RH |
1706 | default: |
1707 | g_assert_not_reached(); | |
edf64786 SP |
1708 | } |
1709 | } | |
1710 | ||
b93777e1 BM |
1711 | static const char *riscv_gdb_get_dynamic_xml(CPUState *cs, const char *xmlname) |
1712 | { | |
1713 | RISCVCPU *cpu = RISCV_CPU(cs); | |
1714 | ||
1715 | if (strcmp(xmlname, "riscv-csr.xml") == 0) { | |
1716 | return cpu->dyn_csr_xml; | |
719d3561 HW |
1717 | } else if (strcmp(xmlname, "riscv-vector.xml") == 0) { |
1718 | return cpu->dyn_vreg_xml; | |
b93777e1 BM |
1719 | } |
1720 | ||
1721 | return NULL; | |
1722 | } | |
1723 | ||
8b80bd28 | 1724 | #ifndef CONFIG_USER_ONLY |
f1bd6f8e MC |
1725 | static int64_t riscv_get_arch_id(CPUState *cs) |
1726 | { | |
1727 | RISCVCPU *cpu = RISCV_CPU(cs); | |
1728 | ||
1729 | return cpu->env.mhartid; | |
1730 | } | |
1731 | ||
8b80bd28 PMD |
1732 | #include "hw/core/sysemu-cpu-ops.h" |
1733 | ||
1734 | static const struct SysemuCPUOps riscv_sysemu_ops = { | |
08928c6d | 1735 | .get_phys_page_debug = riscv_cpu_get_phys_page_debug, |
715e3c1a PMD |
1736 | .write_elf64_note = riscv_cpu_write_elf64_note, |
1737 | .write_elf32_note = riscv_cpu_write_elf32_note, | |
feece4d0 | 1738 | .legacy_vmsd = &vmstate_riscv_cpu, |
8b80bd28 PMD |
1739 | }; |
1740 | #endif | |
1741 | ||
78271684 CF |
1742 | #include "hw/core/tcg-cpu-ops.h" |
1743 | ||
11906557 | 1744 | static const struct TCGCPUOps riscv_tcg_ops = { |
78271684 CF |
1745 | .initialize = riscv_translate_init, |
1746 | .synchronize_from_tb = riscv_cpu_synchronize_from_tb, | |
ad1e84f5 | 1747 | .restore_state_to_opc = riscv_restore_state_to_opc, |
78271684 CF |
1748 | |
1749 | #ifndef CONFIG_USER_ONLY | |
263e2ab2 | 1750 | .tlb_fill = riscv_cpu_tlb_fill, |
17b3c353 | 1751 | .cpu_exec_interrupt = riscv_cpu_exec_interrupt, |
78271684 CF |
1752 | .do_interrupt = riscv_cpu_do_interrupt, |
1753 | .do_transaction_failed = riscv_cpu_do_transaction_failed, | |
1754 | .do_unaligned_access = riscv_cpu_do_unaligned_access, | |
b5f6379d BM |
1755 | .debug_excp_handler = riscv_cpu_debug_excp_handler, |
1756 | .debug_check_breakpoint = riscv_cpu_debug_check_breakpoint, | |
1757 | .debug_check_watchpoint = riscv_cpu_debug_check_watchpoint, | |
78271684 CF |
1758 | #endif /* !CONFIG_USER_ONLY */ |
1759 | }; | |
1760 | ||
dc5bd18f MC |
1761 | static void riscv_cpu_class_init(ObjectClass *c, void *data) |
1762 | { | |
1763 | RISCVCPUClass *mcc = RISCV_CPU_CLASS(c); | |
1764 | CPUClass *cc = CPU_CLASS(c); | |
1765 | DeviceClass *dc = DEVICE_CLASS(c); | |
4fa485a7 | 1766 | ResettableClass *rc = RESETTABLE_CLASS(c); |
dc5bd18f | 1767 | |
41fbbba7 MZ |
1768 | device_class_set_parent_realize(dc, riscv_cpu_realize, |
1769 | &mcc->parent_realize); | |
dc5bd18f | 1770 | |
4fa485a7 PM |
1771 | resettable_class_set_parent_phases(rc, NULL, riscv_cpu_reset_hold, NULL, |
1772 | &mcc->parent_phases); | |
dc5bd18f MC |
1773 | |
1774 | cc->class_by_name = riscv_cpu_class_by_name; | |
1775 | cc->has_work = riscv_cpu_has_work; | |
dc5bd18f MC |
1776 | cc->dump_state = riscv_cpu_dump_state; |
1777 | cc->set_pc = riscv_cpu_set_pc; | |
e4fdf9df | 1778 | cc->get_pc = riscv_cpu_get_pc; |
dc5bd18f MC |
1779 | cc->gdb_read_register = riscv_cpu_gdb_read_register; |
1780 | cc->gdb_write_register = riscv_cpu_gdb_write_register; | |
5371f5cd | 1781 | cc->gdb_num_core_regs = 33; |
dc5bd18f MC |
1782 | cc->gdb_stop_before_watchpoint = true; |
1783 | cc->disas_set_info = riscv_cpu_disas_set_info; | |
8a4ca3c1 | 1784 | #ifndef CONFIG_USER_ONLY |
8b80bd28 | 1785 | cc->sysemu_ops = &riscv_sysemu_ops; |
f1bd6f8e | 1786 | cc->get_arch_id = riscv_get_arch_id; |
dc5bd18f | 1787 | #endif |
edf64786 | 1788 | cc->gdb_arch_name = riscv_gdb_arch_name; |
b93777e1 | 1789 | cc->gdb_get_dynamic_xml = riscv_gdb_get_dynamic_xml; |
78271684 | 1790 | cc->tcg_ops = &riscv_tcg_ops; |
6a3d2e7c | 1791 | |
4f67d30b | 1792 | device_class_set_props(dc, riscv_cpu_properties); |
dc5bd18f MC |
1793 | } |
1794 | ||
246f8796 WL |
1795 | static void riscv_isa_string_ext(RISCVCPU *cpu, char **isa_str, |
1796 | int max_str_len) | |
a775398b AP |
1797 | { |
1798 | char *old = *isa_str; | |
1799 | char *new = *isa_str; | |
1800 | int i; | |
1801 | ||
a775398b | 1802 | for (i = 0; i < ARRAY_SIZE(isa_edata_arr); i++) { |
ccc84a75 | 1803 | if (isa_ext_is_enabled(cpu, &isa_edata_arr[i])) { |
a775398b AP |
1804 | new = g_strconcat(old, "_", isa_edata_arr[i].name, NULL); |
1805 | g_free(old); | |
1806 | old = new; | |
1807 | } | |
1808 | } | |
1809 | ||
1810 | *isa_str = new; | |
1811 | } | |
1812 | ||
dc5bd18f MC |
1813 | char *riscv_isa_string(RISCVCPU *cpu) |
1814 | { | |
1815 | int i; | |
0e2c3770 | 1816 | const size_t maxlen = sizeof("rv128") + sizeof(riscv_single_letter_exts); |
d1fd31f8 MC |
1817 | char *isa_str = g_new(char, maxlen); |
1818 | char *p = isa_str + snprintf(isa_str, maxlen, "rv%d", TARGET_LONG_BITS); | |
0e2c3770 TO |
1819 | for (i = 0; i < sizeof(riscv_single_letter_exts) - 1; i++) { |
1820 | if (cpu->env.misa_ext & RV(riscv_single_letter_exts[i])) { | |
1821 | *p++ = qemu_tolower(riscv_single_letter_exts[i]); | |
dc5bd18f MC |
1822 | } |
1823 | } | |
d1fd31f8 | 1824 | *p = '\0'; |
a4a9a443 TO |
1825 | if (!cpu->cfg.short_isa_string) { |
1826 | riscv_isa_string_ext(cpu, &isa_str, maxlen); | |
1827 | } | |
d1fd31f8 | 1828 | return isa_str; |
dc5bd18f MC |
1829 | } |
1830 | ||
eab15862 | 1831 | static gint riscv_cpu_list_compare(gconstpointer a, gconstpointer b) |
dc5bd18f | 1832 | { |
eab15862 MC |
1833 | ObjectClass *class_a = (ObjectClass *)a; |
1834 | ObjectClass *class_b = (ObjectClass *)b; | |
1835 | const char *name_a, *name_b; | |
dc5bd18f | 1836 | |
eab15862 MC |
1837 | name_a = object_class_get_name(class_a); |
1838 | name_b = object_class_get_name(class_b); | |
1839 | return strcmp(name_a, name_b); | |
dc5bd18f MC |
1840 | } |
1841 | ||
eab15862 | 1842 | static void riscv_cpu_list_entry(gpointer data, gpointer user_data) |
dc5bd18f | 1843 | { |
eab15862 MC |
1844 | const char *typename = object_class_get_name(OBJECT_CLASS(data)); |
1845 | int len = strlen(typename) - strlen(RISCV_CPU_TYPE_SUFFIX); | |
dc5bd18f | 1846 | |
0442428a | 1847 | qemu_printf("%.*s\n", len, typename); |
eab15862 | 1848 | } |
dc5bd18f | 1849 | |
0442428a | 1850 | void riscv_cpu_list(void) |
eab15862 | 1851 | { |
eab15862 MC |
1852 | GSList *list; |
1853 | ||
1854 | list = object_class_get_list(TYPE_RISCV_CPU, false); | |
1855 | list = g_slist_sort(list, riscv_cpu_list_compare); | |
0442428a | 1856 | g_slist_foreach(list, riscv_cpu_list_entry, NULL); |
eab15862 | 1857 | g_slist_free(list); |
dc5bd18f MC |
1858 | } |
1859 | ||
eab15862 MC |
1860 | #define DEFINE_CPU(type_name, initfn) \ |
1861 | { \ | |
1862 | .name = type_name, \ | |
1863 | .parent = TYPE_RISCV_CPU, \ | |
1864 | .instance_init = initfn \ | |
1865 | } | |
1866 | ||
1867 | static const TypeInfo riscv_cpu_type_infos[] = { | |
1868 | { | |
1869 | .name = TYPE_RISCV_CPU, | |
1870 | .parent = TYPE_CPU, | |
1871 | .instance_size = sizeof(RISCVCPU), | |
5de5b99b | 1872 | .instance_align = __alignof__(RISCVCPU), |
eab15862 MC |
1873 | .instance_init = riscv_cpu_init, |
1874 | .abstract = true, | |
1875 | .class_size = sizeof(RISCVCPUClass), | |
1876 | .class_init = riscv_cpu_class_init, | |
1877 | }, | |
1878 | DEFINE_CPU(TYPE_RISCV_CPU_ANY, riscv_any_cpu_init), | |
10f1ca27 YJ |
1879 | #if defined(CONFIG_KVM) |
1880 | DEFINE_CPU(TYPE_RISCV_CPU_HOST, riscv_host_cpu_init), | |
1881 | #endif | |
eab15862 | 1882 | #if defined(TARGET_RISCV32) |
094b072c | 1883 | DEFINE_CPU(TYPE_RISCV_CPU_BASE32, rv32_base_cpu_init), |
e8905c6c | 1884 | DEFINE_CPU(TYPE_RISCV_CPU_IBEX, rv32_ibex_cpu_init), |
114baaca | 1885 | DEFINE_CPU(TYPE_RISCV_CPU_SIFIVE_E31, rv32_sifive_e_cpu_init), |
2fdd2c09 | 1886 | DEFINE_CPU(TYPE_RISCV_CPU_SIFIVE_E34, rv32_imafcu_nommu_cpu_init), |
114baaca | 1887 | DEFINE_CPU(TYPE_RISCV_CPU_SIFIVE_U34, rv32_sifive_u_cpu_init), |
eab15862 | 1888 | #elif defined(TARGET_RISCV64) |
094b072c | 1889 | DEFINE_CPU(TYPE_RISCV_CPU_BASE64, rv64_base_cpu_init), |
114baaca AF |
1890 | DEFINE_CPU(TYPE_RISCV_CPU_SIFIVE_E51, rv64_sifive_e_cpu_init), |
1891 | DEFINE_CPU(TYPE_RISCV_CPU_SIFIVE_U54, rv64_sifive_u_cpu_init), | |
6ddc7069 | 1892 | DEFINE_CPU(TYPE_RISCV_CPU_SHAKTI_C, rv64_sifive_u_cpu_init), |
95bd8daa | 1893 | DEFINE_CPU(TYPE_RISCV_CPU_THEAD_C906, rv64_thead_c906_cpu_init), |
332dab68 | 1894 | DEFINE_CPU(TYPE_RISCV_CPU_BASE128, rv128_base_cpu_init), |
eab15862 MC |
1895 | #endif |
1896 | }; | |
1897 | ||
1898 | DEFINE_TYPES(riscv_cpu_type_infos) |