]>
Commit | Line | Data |
---|---|---|
0c3e702a | 1 | /* |
df354dd4 | 2 | * RISC-V CPU helpers for qemu. |
0c3e702a MC |
3 | * |
4 | * Copyright (c) 2016-2017 Sagar Karandikar, sagark@eecs.berkeley.edu | |
5 | * Copyright (c) 2017-2018 SiFive, Inc. | |
6 | * | |
7 | * This program is free software; you can redistribute it and/or modify it | |
8 | * under the terms and conditions of the GNU General Public License, | |
9 | * version 2 or later, as published by the Free Software Foundation. | |
10 | * | |
11 | * This program is distributed in the hope it will be useful, but WITHOUT | |
12 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or | |
13 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for | |
14 | * more details. | |
15 | * | |
16 | * You should have received a copy of the GNU General Public License along with | |
17 | * this program. If not, see <http://www.gnu.org/licenses/>. | |
18 | */ | |
19 | ||
20 | #include "qemu/osdep.h" | |
21 | #include "qemu/log.h" | |
7ec5d303 | 22 | #include "qemu/main-loop.h" |
0c3e702a MC |
23 | #include "cpu.h" |
24 | #include "exec/exec-all.h" | |
dcb32f1d | 25 | #include "tcg/tcg-op.h" |
929f0a7f | 26 | #include "trace.h" |
a10b9d93 | 27 | #include "hw/semihosting/common-semi.h" |
0c3e702a MC |
28 | |
29 | int riscv_cpu_mmu_index(CPURISCVState *env, bool ifetch) | |
30 | { | |
31 | #ifdef CONFIG_USER_ONLY | |
32 | return 0; | |
33 | #else | |
34 | return env->priv; | |
35 | #endif | |
36 | } | |
37 | ||
38 | #ifndef CONFIG_USER_ONLY | |
efbdbc26 | 39 | static int riscv_cpu_local_irq_pending(CPURISCVState *env) |
0c3e702a | 40 | { |
3ef10a09 AF |
41 | target_ulong irqs; |
42 | ||
efbdbc26 MC |
43 | target_ulong mstatus_mie = get_field(env->mstatus, MSTATUS_MIE); |
44 | target_ulong mstatus_sie = get_field(env->mstatus, MSTATUS_SIE); | |
3ef10a09 AF |
45 | target_ulong hs_mstatus_sie = get_field(env->mstatus_hs, MSTATUS_SIE); |
46 | ||
47 | target_ulong pending = env->mip & env->mie & | |
48 | ~(MIP_VSSIP | MIP_VSTIP | MIP_VSEIP); | |
49 | target_ulong vspending = (env->mip & env->mie & | |
c5969a3a | 50 | (MIP_VSSIP | MIP_VSTIP | MIP_VSEIP)); |
3ef10a09 AF |
51 | |
52 | target_ulong mie = env->priv < PRV_M || | |
53 | (env->priv == PRV_M && mstatus_mie); | |
54 | target_ulong sie = env->priv < PRV_S || | |
55 | (env->priv == PRV_S && mstatus_sie); | |
56 | target_ulong hs_sie = env->priv < PRV_S || | |
57 | (env->priv == PRV_S && hs_mstatus_sie); | |
58 | ||
59 | if (riscv_cpu_virt_enabled(env)) { | |
60 | target_ulong pending_hs_irq = pending & -hs_sie; | |
61 | ||
62 | if (pending_hs_irq) { | |
63 | riscv_cpu_set_force_hs_excep(env, FORCE_HS_EXCEP); | |
64 | return ctz64(pending_hs_irq); | |
65 | } | |
66 | ||
67 | pending = vspending; | |
68 | } | |
69 | ||
70 | irqs = (pending & ~env->mideleg & -mie) | (pending & env->mideleg & -sie); | |
0c3e702a | 71 | |
efbdbc26 MC |
72 | if (irqs) { |
73 | return ctz64(irqs); /* since non-zero */ | |
0c3e702a MC |
74 | } else { |
75 | return EXCP_NONE; /* indicates no pending interrupt */ | |
76 | } | |
77 | } | |
78 | #endif | |
79 | ||
80 | bool riscv_cpu_exec_interrupt(CPUState *cs, int interrupt_request) | |
81 | { | |
82 | #if !defined(CONFIG_USER_ONLY) | |
83 | if (interrupt_request & CPU_INTERRUPT_HARD) { | |
84 | RISCVCPU *cpu = RISCV_CPU(cs); | |
85 | CPURISCVState *env = &cpu->env; | |
efbdbc26 | 86 | int interruptno = riscv_cpu_local_irq_pending(env); |
0c3e702a MC |
87 | if (interruptno >= 0) { |
88 | cs->exception_index = RISCV_EXCP_INT_FLAG | interruptno; | |
89 | riscv_cpu_do_interrupt(cs); | |
90 | return true; | |
91 | } | |
92 | } | |
93 | #endif | |
94 | return false; | |
95 | } | |
96 | ||
97 | #if !defined(CONFIG_USER_ONLY) | |
98 | ||
b345b480 AF |
99 | /* Return true is floating point support is currently enabled */ |
100 | bool riscv_cpu_fp_enabled(CPURISCVState *env) | |
101 | { | |
102 | if (env->mstatus & MSTATUS_FS) { | |
29409c1d AF |
103 | if (riscv_cpu_virt_enabled(env) && !(env->mstatus_hs & MSTATUS_FS)) { |
104 | return false; | |
105 | } | |
b345b480 AF |
106 | return true; |
107 | } | |
108 | ||
109 | return false; | |
110 | } | |
111 | ||
66e594f2 AF |
112 | void riscv_cpu_swap_hypervisor_regs(CPURISCVState *env) |
113 | { | |
284d697c YJ |
114 | uint64_t mstatus_mask = MSTATUS_MXR | MSTATUS_SUM | MSTATUS_FS | |
115 | MSTATUS_SPP | MSTATUS_SPIE | MSTATUS_SIE | | |
116 | MSTATUS64_UXL; | |
66e594f2 AF |
117 | bool current_virt = riscv_cpu_virt_enabled(env); |
118 | ||
119 | g_assert(riscv_has_ext(env, RVH)); | |
120 | ||
66e594f2 AF |
121 | if (current_virt) { |
122 | /* Current V=1 and we are about to change to V=0 */ | |
123 | env->vsstatus = env->mstatus & mstatus_mask; | |
124 | env->mstatus &= ~mstatus_mask; | |
125 | env->mstatus |= env->mstatus_hs; | |
126 | ||
127 | env->vstvec = env->stvec; | |
128 | env->stvec = env->stvec_hs; | |
129 | ||
130 | env->vsscratch = env->sscratch; | |
131 | env->sscratch = env->sscratch_hs; | |
132 | ||
133 | env->vsepc = env->sepc; | |
134 | env->sepc = env->sepc_hs; | |
135 | ||
136 | env->vscause = env->scause; | |
137 | env->scause = env->scause_hs; | |
138 | ||
139 | env->vstval = env->sbadaddr; | |
140 | env->sbadaddr = env->stval_hs; | |
141 | ||
142 | env->vsatp = env->satp; | |
143 | env->satp = env->satp_hs; | |
144 | } else { | |
145 | /* Current V=0 and we are about to change to V=1 */ | |
146 | env->mstatus_hs = env->mstatus & mstatus_mask; | |
147 | env->mstatus &= ~mstatus_mask; | |
148 | env->mstatus |= env->vsstatus; | |
149 | ||
150 | env->stvec_hs = env->stvec; | |
151 | env->stvec = env->vstvec; | |
152 | ||
153 | env->sscratch_hs = env->sscratch; | |
154 | env->sscratch = env->vsscratch; | |
155 | ||
156 | env->sepc_hs = env->sepc; | |
157 | env->sepc = env->vsepc; | |
158 | ||
159 | env->scause_hs = env->scause; | |
160 | env->scause = env->vscause; | |
161 | ||
162 | env->stval_hs = env->sbadaddr; | |
163 | env->sbadaddr = env->vstval; | |
164 | ||
165 | env->satp_hs = env->satp; | |
166 | env->satp = env->vsatp; | |
167 | } | |
168 | } | |
169 | ||
ef6bb7b6 AF |
170 | bool riscv_cpu_virt_enabled(CPURISCVState *env) |
171 | { | |
172 | if (!riscv_has_ext(env, RVH)) { | |
173 | return false; | |
174 | } | |
175 | ||
176 | return get_field(env->virt, VIRT_ONOFF); | |
177 | } | |
178 | ||
179 | void riscv_cpu_set_virt_enabled(CPURISCVState *env, bool enable) | |
180 | { | |
181 | if (!riscv_has_ext(env, RVH)) { | |
182 | return; | |
183 | } | |
184 | ||
eccc5a12 AF |
185 | /* Flush the TLB on all virt mode changes. */ |
186 | if (get_field(env->virt, VIRT_ONOFF) != enable) { | |
187 | tlb_flush(env_cpu(env)); | |
188 | } | |
189 | ||
ef6bb7b6 AF |
190 | env->virt = set_field(env->virt, VIRT_ONOFF, enable); |
191 | } | |
192 | ||
c7b1bbc8 AF |
193 | bool riscv_cpu_force_hs_excep_enabled(CPURISCVState *env) |
194 | { | |
195 | if (!riscv_has_ext(env, RVH)) { | |
196 | return false; | |
197 | } | |
198 | ||
199 | return get_field(env->virt, FORCE_HS_EXCEP); | |
200 | } | |
201 | ||
202 | void riscv_cpu_set_force_hs_excep(CPURISCVState *env, bool enable) | |
203 | { | |
204 | if (!riscv_has_ext(env, RVH)) { | |
205 | return; | |
206 | } | |
207 | ||
208 | env->virt = set_field(env->virt, FORCE_HS_EXCEP, enable); | |
209 | } | |
210 | ||
1c1c060a | 211 | bool riscv_cpu_two_stage_lookup(int mmu_idx) |
5a894dd7 | 212 | { |
1c1c060a | 213 | return mmu_idx & TB_FLAGS_PRIV_HYP_ACCESS_MASK; |
5a894dd7 AF |
214 | } |
215 | ||
e3e7039c MC |
216 | int riscv_cpu_claim_interrupts(RISCVCPU *cpu, uint32_t interrupts) |
217 | { | |
218 | CPURISCVState *env = &cpu->env; | |
219 | if (env->miclaim & interrupts) { | |
220 | return -1; | |
221 | } else { | |
222 | env->miclaim |= interrupts; | |
223 | return 0; | |
224 | } | |
225 | } | |
226 | ||
df354dd4 MC |
227 | uint32_t riscv_cpu_update_mip(RISCVCPU *cpu, uint32_t mask, uint32_t value) |
228 | { | |
229 | CPURISCVState *env = &cpu->env; | |
0a01f2ee | 230 | CPUState *cs = CPU(cpu); |
7ec5d303 AF |
231 | uint32_t old = env->mip; |
232 | bool locked = false; | |
233 | ||
234 | if (!qemu_mutex_iothread_locked()) { | |
235 | locked = true; | |
236 | qemu_mutex_lock_iothread(); | |
237 | } | |
df354dd4 | 238 | |
7ec5d303 | 239 | env->mip = (env->mip & ~mask) | (value & mask); |
df354dd4 | 240 | |
7ec5d303 AF |
241 | if (env->mip) { |
242 | cpu_interrupt(cs, CPU_INTERRUPT_HARD); | |
243 | } else { | |
244 | cpu_reset_interrupt(cs, CPU_INTERRUPT_HARD); | |
245 | } | |
0a01f2ee | 246 | |
7ec5d303 AF |
247 | if (locked) { |
248 | qemu_mutex_unlock_iothread(); | |
249 | } | |
df354dd4 MC |
250 | |
251 | return old; | |
252 | } | |
253 | ||
a47ef6e9 BM |
254 | void riscv_cpu_set_rdtime_fn(CPURISCVState *env, uint64_t (*fn)(uint32_t), |
255 | uint32_t arg) | |
c6957248 AP |
256 | { |
257 | env->rdtime_fn = fn; | |
a47ef6e9 | 258 | env->rdtime_fn_arg = arg; |
c6957248 AP |
259 | } |
260 | ||
fb738839 | 261 | void riscv_cpu_set_mode(CPURISCVState *env, target_ulong newpriv) |
df354dd4 MC |
262 | { |
263 | if (newpriv > PRV_M) { | |
264 | g_assert_not_reached(); | |
265 | } | |
266 | if (newpriv == PRV_H) { | |
267 | newpriv = PRV_U; | |
268 | } | |
269 | /* tlb_flush is unnecessary as mode is contained in mmu_idx */ | |
270 | env->priv = newpriv; | |
c13b169f JS |
271 | |
272 | /* | |
273 | * Clear the load reservation - otherwise a reservation placed in one | |
274 | * context/process can be used by another, resulting in an SC succeeding | |
275 | * incorrectly. Version 2.2 of the ISA specification explicitly requires | |
276 | * this behaviour, while later revisions say that the kernel "should" use | |
277 | * an SC instruction to force the yielding of a load reservation on a | |
278 | * preemptive context switch. As a result, do both. | |
279 | */ | |
280 | env->load_res = -1; | |
df354dd4 MC |
281 | } |
282 | ||
0c3e702a MC |
283 | /* get_physical_address - get the physical address for this virtual address |
284 | * | |
285 | * Do a page table walk to obtain the physical address corresponding to a | |
286 | * virtual address. Returns 0 if the translation was successful | |
287 | * | |
288 | * Adapted from Spike's mmu_t::translate and mmu_t::walk | |
289 | * | |
1448689c AF |
290 | * @env: CPURISCVState |
291 | * @physical: This will be set to the calculated physical address | |
292 | * @prot: The returned protection attributes | |
293 | * @addr: The virtual address to be translated | |
33a9a57d YJ |
294 | * @fault_pte_addr: If not NULL, this will be set to fault pte address |
295 | * when a error occurs on pte address translation. | |
296 | * This will already be shifted to match htval. | |
1448689c AF |
297 | * @access_type: The type of MMU access |
298 | * @mmu_idx: Indicates current privilege level | |
299 | * @first_stage: Are we in first stage translation? | |
300 | * Second stage is used for hypervisor guest translation | |
36a18664 | 301 | * @two_stage: Are we going to perform two stage translation |
0c3e702a MC |
302 | */ |
303 | static int get_physical_address(CPURISCVState *env, hwaddr *physical, | |
304 | int *prot, target_ulong addr, | |
33a9a57d | 305 | target_ulong *fault_pte_addr, |
1448689c | 306 | int access_type, int mmu_idx, |
36a18664 | 307 | bool first_stage, bool two_stage) |
0c3e702a MC |
308 | { |
309 | /* NOTE: the env->pc value visible here will not be | |
310 | * correct, but the value visible to the exception handler | |
311 | * (riscv_cpu_do_interrupt) is correct */ | |
aacb578f PD |
312 | MemTxResult res; |
313 | MemTxAttrs attrs = MEMTXATTRS_UNSPECIFIED; | |
c445593d | 314 | int mode = mmu_idx & TB_FLAGS_PRIV_MMU_MASK; |
36a18664 | 315 | bool use_background = false; |
0c3e702a | 316 | |
36a18664 AF |
317 | /* |
318 | * Check if we should use the background registers for the two | |
319 | * stage translation. We don't need to check if we actually need | |
320 | * two stage translation as that happened before this function | |
321 | * was called. Background registers will be used if the guest has | |
322 | * forced a two stage translation to be on (in HS or M mode). | |
323 | */ | |
1c1c060a | 324 | if (!riscv_cpu_virt_enabled(env) && riscv_cpu_two_stage_lookup(mmu_idx)) { |
29b3361b AF |
325 | use_background = true; |
326 | } | |
327 | ||
0c3e702a MC |
328 | if (mode == PRV_M && access_type != MMU_INST_FETCH) { |
329 | if (get_field(env->mstatus, MSTATUS_MPRV)) { | |
330 | mode = get_field(env->mstatus, MSTATUS_MPP); | |
331 | } | |
332 | } | |
333 | ||
36a18664 AF |
334 | if (first_stage == false) { |
335 | /* We are in stage 2 translation, this is similar to stage 1. */ | |
336 | /* Stage 2 is always taken as U-mode */ | |
337 | mode = PRV_U; | |
338 | } | |
339 | ||
0c3e702a MC |
340 | if (mode == PRV_M || !riscv_feature(env, RISCV_FEATURE_MMU)) { |
341 | *physical = addr; | |
342 | *prot = PAGE_READ | PAGE_WRITE | PAGE_EXEC; | |
343 | return TRANSLATE_SUCCESS; | |
344 | } | |
345 | ||
346 | *prot = 0; | |
347 | ||
ddf78132 | 348 | hwaddr base; |
36a18664 AF |
349 | int levels, ptidxbits, ptesize, vm, sum, mxr, widened; |
350 | ||
351 | if (first_stage == true) { | |
352 | mxr = get_field(env->mstatus, MSTATUS_MXR); | |
353 | } else { | |
354 | mxr = get_field(env->vsstatus, MSTATUS_MXR); | |
355 | } | |
0c3e702a | 356 | |
1a9540d1 AF |
357 | if (first_stage == true) { |
358 | if (use_background) { | |
359 | base = (hwaddr)get_field(env->vsatp, SATP_PPN) << PGSHIFT; | |
360 | vm = get_field(env->vsatp, SATP_MODE); | |
36a18664 | 361 | } else { |
1a9540d1 AF |
362 | base = (hwaddr)get_field(env->satp, SATP_PPN) << PGSHIFT; |
363 | vm = get_field(env->satp, SATP_MODE); | |
0c3e702a | 364 | } |
36a18664 | 365 | widened = 0; |
1a9540d1 AF |
366 | } else { |
367 | base = (hwaddr)get_field(env->hgatp, HGATP_PPN) << PGSHIFT; | |
368 | vm = get_field(env->hgatp, HGATP_MODE); | |
369 | widened = 2; | |
370 | } | |
c63ca4ff YJ |
371 | /* status.SUM will be ignored if execute on background */ |
372 | sum = get_field(env->mstatus, MSTATUS_SUM) || use_background; | |
1a9540d1 AF |
373 | switch (vm) { |
374 | case VM_1_10_SV32: | |
375 | levels = 2; ptidxbits = 10; ptesize = 4; break; | |
376 | case VM_1_10_SV39: | |
377 | levels = 3; ptidxbits = 9; ptesize = 8; break; | |
378 | case VM_1_10_SV48: | |
379 | levels = 4; ptidxbits = 9; ptesize = 8; break; | |
380 | case VM_1_10_SV57: | |
381 | levels = 5; ptidxbits = 9; ptesize = 8; break; | |
382 | case VM_1_10_MBARE: | |
383 | *physical = addr; | |
384 | *prot = PAGE_READ | PAGE_WRITE | PAGE_EXEC; | |
385 | return TRANSLATE_SUCCESS; | |
386 | default: | |
387 | g_assert_not_reached(); | |
0c3e702a MC |
388 | } |
389 | ||
3109cd98 | 390 | CPUState *cs = env_cpu(env); |
36a18664 AF |
391 | int va_bits = PGSHIFT + levels * ptidxbits + widened; |
392 | target_ulong mask, masked_msbs; | |
393 | ||
394 | if (TARGET_LONG_BITS > (va_bits - 1)) { | |
395 | mask = (1L << (TARGET_LONG_BITS - (va_bits - 1))) - 1; | |
396 | } else { | |
397 | mask = 0; | |
398 | } | |
399 | masked_msbs = (addr >> (va_bits - 1)) & mask; | |
400 | ||
0c3e702a MC |
401 | if (masked_msbs != 0 && masked_msbs != mask) { |
402 | return TRANSLATE_FAIL; | |
403 | } | |
404 | ||
405 | int ptshift = (levels - 1) * ptidxbits; | |
406 | int i; | |
407 | ||
408 | #if !TCG_OVERSIZED_GUEST | |
409 | restart: | |
410 | #endif | |
411 | for (i = 0; i < levels; i++, ptshift -= ptidxbits) { | |
36a18664 AF |
412 | target_ulong idx; |
413 | if (i == 0) { | |
414 | idx = (addr >> (PGSHIFT + ptshift)) & | |
415 | ((1 << (ptidxbits + widened)) - 1); | |
416 | } else { | |
417 | idx = (addr >> (PGSHIFT + ptshift)) & | |
0c3e702a | 418 | ((1 << ptidxbits) - 1); |
36a18664 | 419 | } |
0c3e702a MC |
420 | |
421 | /* check that physical address of PTE is legal */ | |
36a18664 AF |
422 | hwaddr pte_addr; |
423 | ||
424 | if (two_stage && first_stage) { | |
38472890 | 425 | int vbase_prot; |
36a18664 AF |
426 | hwaddr vbase; |
427 | ||
428 | /* Do the second stage translation on the base PTE address. */ | |
88914473 | 429 | int vbase_ret = get_physical_address(env, &vbase, &vbase_prot, |
33a9a57d | 430 | base, NULL, MMU_DATA_LOAD, |
88914473 AF |
431 | mmu_idx, false, true); |
432 | ||
433 | if (vbase_ret != TRANSLATE_SUCCESS) { | |
33a9a57d YJ |
434 | if (fault_pte_addr) { |
435 | *fault_pte_addr = (base + idx * ptesize) >> 2; | |
436 | } | |
437 | return TRANSLATE_G_STAGE_FAIL; | |
88914473 | 438 | } |
36a18664 AF |
439 | |
440 | pte_addr = vbase + idx * ptesize; | |
441 | } else { | |
442 | pte_addr = base + idx * ptesize; | |
443 | } | |
1f447aec HA |
444 | |
445 | if (riscv_feature(env, RISCV_FEATURE_PMP) && | |
446 | !pmp_hart_has_privs(env, pte_addr, sizeof(target_ulong), | |
447 | 1 << MMU_DATA_LOAD, PRV_S)) { | |
448 | return TRANSLATE_PMP_FAIL; | |
449 | } | |
aacb578f | 450 | |
f08c7ff3 AF |
451 | target_ulong pte; |
452 | if (riscv_cpu_is_32bit(env)) { | |
453 | pte = address_space_ldl(cs->as, pte_addr, attrs, &res); | |
454 | } else { | |
455 | pte = address_space_ldq(cs->as, pte_addr, attrs, &res); | |
456 | } | |
457 | ||
aacb578f PD |
458 | if (res != MEMTX_OK) { |
459 | return TRANSLATE_FAIL; | |
460 | } | |
461 | ||
ddf78132 | 462 | hwaddr ppn = pte >> PTE_PPN_SHIFT; |
0c3e702a | 463 | |
c3b03e58 MC |
464 | if (!(pte & PTE_V)) { |
465 | /* Invalid PTE */ | |
466 | return TRANSLATE_FAIL; | |
467 | } else if (!(pte & (PTE_R | PTE_W | PTE_X))) { | |
468 | /* Inner PTE, continue walking */ | |
0c3e702a | 469 | base = ppn << PGSHIFT; |
c3b03e58 MC |
470 | } else if ((pte & (PTE_R | PTE_W | PTE_X)) == PTE_W) { |
471 | /* Reserved leaf PTE flags: PTE_W */ | |
472 | return TRANSLATE_FAIL; | |
473 | } else if ((pte & (PTE_R | PTE_W | PTE_X)) == (PTE_W | PTE_X)) { | |
474 | /* Reserved leaf PTE flags: PTE_W + PTE_X */ | |
475 | return TRANSLATE_FAIL; | |
476 | } else if ((pte & PTE_U) && ((mode != PRV_U) && | |
477 | (!sum || access_type == MMU_INST_FETCH))) { | |
478 | /* User PTE flags when not U mode and mstatus.SUM is not set, | |
479 | or the access type is an instruction fetch */ | |
480 | return TRANSLATE_FAIL; | |
481 | } else if (!(pte & PTE_U) && (mode != PRV_S)) { | |
482 | /* Supervisor PTE flags when not S mode */ | |
483 | return TRANSLATE_FAIL; | |
484 | } else if (ppn & ((1ULL << ptshift) - 1)) { | |
485 | /* Misaligned PPN */ | |
486 | return TRANSLATE_FAIL; | |
487 | } else if (access_type == MMU_DATA_LOAD && !((pte & PTE_R) || | |
488 | ((pte & PTE_X) && mxr))) { | |
489 | /* Read access check failed */ | |
490 | return TRANSLATE_FAIL; | |
491 | } else if (access_type == MMU_DATA_STORE && !(pte & PTE_W)) { | |
492 | /* Write access check failed */ | |
493 | return TRANSLATE_FAIL; | |
494 | } else if (access_type == MMU_INST_FETCH && !(pte & PTE_X)) { | |
495 | /* Fetch access check failed */ | |
496 | return TRANSLATE_FAIL; | |
0c3e702a MC |
497 | } else { |
498 | /* if necessary, set accessed and dirty bits. */ | |
499 | target_ulong updated_pte = pte | PTE_A | | |
500 | (access_type == MMU_DATA_STORE ? PTE_D : 0); | |
501 | ||
502 | /* Page table updates need to be atomic with MTTCG enabled */ | |
503 | if (updated_pte != pte) { | |
c3b03e58 MC |
504 | /* |
505 | * - if accessed or dirty bits need updating, and the PTE is | |
506 | * in RAM, then we do so atomically with a compare and swap. | |
507 | * - if the PTE is in IO space or ROM, then it can't be updated | |
508 | * and we return TRANSLATE_FAIL. | |
509 | * - if the PTE changed by the time we went to update it, then | |
510 | * it is no longer valid and we must re-walk the page table. | |
511 | */ | |
0c3e702a MC |
512 | MemoryRegion *mr; |
513 | hwaddr l = sizeof(target_ulong), addr1; | |
514 | mr = address_space_translate(cs->as, pte_addr, | |
bc6b1cec | 515 | &addr1, &l, false, MEMTXATTRS_UNSPECIFIED); |
c3b03e58 | 516 | if (memory_region_is_ram(mr)) { |
0c3e702a MC |
517 | target_ulong *pte_pa = |
518 | qemu_map_ram_ptr(mr->ram_block, addr1); | |
519 | #if TCG_OVERSIZED_GUEST | |
520 | /* MTTCG is not enabled on oversized TCG guests so | |
521 | * page table updates do not need to be atomic */ | |
522 | *pte_pa = pte = updated_pte; | |
523 | #else | |
524 | target_ulong old_pte = | |
d73415a3 | 525 | qatomic_cmpxchg(pte_pa, pte, updated_pte); |
0c3e702a MC |
526 | if (old_pte != pte) { |
527 | goto restart; | |
528 | } else { | |
529 | pte = updated_pte; | |
530 | } | |
531 | #endif | |
532 | } else { | |
533 | /* misconfigured PTE in ROM (AD bits are not preset) or | |
534 | * PTE is in IO space and can't be updated atomically */ | |
535 | return TRANSLATE_FAIL; | |
536 | } | |
537 | } | |
538 | ||
539 | /* for superpage mappings, make a fake leaf PTE for the TLB's | |
540 | benefit. */ | |
541 | target_ulong vpn = addr >> PGSHIFT; | |
9ef82119 ZL |
542 | *physical = ((ppn | (vpn & ((1L << ptshift) - 1))) << PGSHIFT) | |
543 | (addr & ~TARGET_PAGE_MASK); | |
0c3e702a | 544 | |
c3b03e58 MC |
545 | /* set permissions on the TLB entry */ |
546 | if ((pte & PTE_R) || ((pte & PTE_X) && mxr)) { | |
0c3e702a MC |
547 | *prot |= PAGE_READ; |
548 | } | |
549 | if ((pte & PTE_X)) { | |
550 | *prot |= PAGE_EXEC; | |
551 | } | |
c3b03e58 MC |
552 | /* add write permission on stores or if the page is already dirty, |
553 | so that we TLB miss on later writes to update the dirty bit */ | |
0c3e702a MC |
554 | if ((pte & PTE_W) && |
555 | (access_type == MMU_DATA_STORE || (pte & PTE_D))) { | |
556 | *prot |= PAGE_WRITE; | |
557 | } | |
558 | return TRANSLATE_SUCCESS; | |
559 | } | |
560 | } | |
561 | return TRANSLATE_FAIL; | |
562 | } | |
563 | ||
564 | static void raise_mmu_exception(CPURISCVState *env, target_ulong address, | |
1448689c | 565 | MMUAccessType access_type, bool pmp_violation, |
1c1c060a | 566 | bool first_stage, bool two_stage) |
0c3e702a | 567 | { |
3109cd98 | 568 | CPUState *cs = env_cpu(env); |
1448689c AF |
569 | int page_fault_exceptions; |
570 | if (first_stage) { | |
571 | page_fault_exceptions = | |
1448689c AF |
572 | get_field(env->satp, SATP_MODE) != VM_1_10_MBARE && |
573 | !pmp_violation; | |
574 | } else { | |
575 | page_fault_exceptions = | |
576 | get_field(env->hgatp, HGATP_MODE) != VM_1_10_MBARE && | |
577 | !pmp_violation; | |
578 | } | |
0c3e702a MC |
579 | switch (access_type) { |
580 | case MMU_INST_FETCH: | |
b2ef6ab9 AF |
581 | if (riscv_cpu_virt_enabled(env) && !first_stage) { |
582 | cs->exception_index = RISCV_EXCP_INST_GUEST_PAGE_FAULT; | |
583 | } else { | |
584 | cs->exception_index = page_fault_exceptions ? | |
585 | RISCV_EXCP_INST_PAGE_FAULT : RISCV_EXCP_INST_ACCESS_FAULT; | |
586 | } | |
0c3e702a MC |
587 | break; |
588 | case MMU_DATA_LOAD: | |
1c1c060a | 589 | if (two_stage && !first_stage) { |
b2ef6ab9 AF |
590 | cs->exception_index = RISCV_EXCP_LOAD_GUEST_ACCESS_FAULT; |
591 | } else { | |
592 | cs->exception_index = page_fault_exceptions ? | |
593 | RISCV_EXCP_LOAD_PAGE_FAULT : RISCV_EXCP_LOAD_ACCESS_FAULT; | |
594 | } | |
0c3e702a MC |
595 | break; |
596 | case MMU_DATA_STORE: | |
1c1c060a | 597 | if (two_stage && !first_stage) { |
b2ef6ab9 AF |
598 | cs->exception_index = RISCV_EXCP_STORE_GUEST_AMO_ACCESS_FAULT; |
599 | } else { | |
600 | cs->exception_index = page_fault_exceptions ? | |
601 | RISCV_EXCP_STORE_PAGE_FAULT : RISCV_EXCP_STORE_AMO_ACCESS_FAULT; | |
602 | } | |
0c3e702a MC |
603 | break; |
604 | default: | |
605 | g_assert_not_reached(); | |
606 | } | |
607 | env->badaddr = address; | |
608 | } | |
609 | ||
610 | hwaddr riscv_cpu_get_phys_page_debug(CPUState *cs, vaddr addr) | |
611 | { | |
612 | RISCVCPU *cpu = RISCV_CPU(cs); | |
36a18664 | 613 | CPURISCVState *env = &cpu->env; |
0c3e702a MC |
614 | hwaddr phys_addr; |
615 | int prot; | |
616 | int mmu_idx = cpu_mmu_index(&cpu->env, false); | |
617 | ||
33a9a57d | 618 | if (get_physical_address(env, &phys_addr, &prot, addr, NULL, 0, mmu_idx, |
36a18664 | 619 | true, riscv_cpu_virt_enabled(env))) { |
0c3e702a MC |
620 | return -1; |
621 | } | |
36a18664 AF |
622 | |
623 | if (riscv_cpu_virt_enabled(env)) { | |
33a9a57d | 624 | if (get_physical_address(env, &phys_addr, &prot, phys_addr, NULL, |
36a18664 AF |
625 | 0, mmu_idx, false, true)) { |
626 | return -1; | |
627 | } | |
628 | } | |
629 | ||
9ef82119 | 630 | return phys_addr & TARGET_PAGE_MASK; |
0c3e702a MC |
631 | } |
632 | ||
37207e12 PD |
633 | void riscv_cpu_do_transaction_failed(CPUState *cs, hwaddr physaddr, |
634 | vaddr addr, unsigned size, | |
635 | MMUAccessType access_type, | |
636 | int mmu_idx, MemTxAttrs attrs, | |
637 | MemTxResult response, uintptr_t retaddr) | |
cbf58276 MC |
638 | { |
639 | RISCVCPU *cpu = RISCV_CPU(cs); | |
640 | CPURISCVState *env = &cpu->env; | |
641 | ||
37207e12 | 642 | if (access_type == MMU_DATA_STORE) { |
cbf58276 MC |
643 | cs->exception_index = RISCV_EXCP_STORE_AMO_ACCESS_FAULT; |
644 | } else { | |
645 | cs->exception_index = RISCV_EXCP_LOAD_ACCESS_FAULT; | |
646 | } | |
647 | ||
648 | env->badaddr = addr; | |
37207e12 | 649 | riscv_raise_exception(&cpu->env, cs->exception_index, retaddr); |
cbf58276 MC |
650 | } |
651 | ||
0c3e702a MC |
652 | void riscv_cpu_do_unaligned_access(CPUState *cs, vaddr addr, |
653 | MMUAccessType access_type, int mmu_idx, | |
654 | uintptr_t retaddr) | |
655 | { | |
656 | RISCVCPU *cpu = RISCV_CPU(cs); | |
657 | CPURISCVState *env = &cpu->env; | |
658 | switch (access_type) { | |
659 | case MMU_INST_FETCH: | |
660 | cs->exception_index = RISCV_EXCP_INST_ADDR_MIS; | |
661 | break; | |
662 | case MMU_DATA_LOAD: | |
663 | cs->exception_index = RISCV_EXCP_LOAD_ADDR_MIS; | |
664 | break; | |
665 | case MMU_DATA_STORE: | |
666 | cs->exception_index = RISCV_EXCP_STORE_AMO_ADDR_MIS; | |
667 | break; | |
668 | default: | |
669 | g_assert_not_reached(); | |
670 | } | |
671 | env->badaddr = addr; | |
fb738839 | 672 | riscv_raise_exception(env, cs->exception_index, retaddr); |
0c3e702a | 673 | } |
cbc183d2 | 674 | #endif /* !CONFIG_USER_ONLY */ |
0c3e702a | 675 | |
8a4ca3c1 RH |
676 | bool riscv_cpu_tlb_fill(CPUState *cs, vaddr address, int size, |
677 | MMUAccessType access_type, int mmu_idx, | |
678 | bool probe, uintptr_t retaddr) | |
0c3e702a MC |
679 | { |
680 | RISCVCPU *cpu = RISCV_CPU(cs); | |
681 | CPURISCVState *env = &cpu->env; | |
2921343b | 682 | #ifndef CONFIG_USER_ONLY |
36a18664 | 683 | vaddr im_address; |
0c3e702a | 684 | hwaddr pa = 0; |
8f67cd6d | 685 | int prot, prot2; |
635b0b0e | 686 | bool pmp_violation = false; |
36a18664 | 687 | bool first_stage_error = true; |
1c1c060a | 688 | bool two_stage_lookup = false; |
0c3e702a | 689 | int ret = TRANSLATE_FAIL; |
cc0fdb29 | 690 | int mode = mmu_idx; |
af3fc195 | 691 | target_ulong tlb_size = 0; |
0c3e702a | 692 | |
36a18664 AF |
693 | env->guest_phys_fault_addr = 0; |
694 | ||
8a4ca3c1 RH |
695 | qemu_log_mask(CPU_LOG_MMU, "%s ad %" VADDR_PRIx " rw %d mmu_idx %d\n", |
696 | __func__, address, access_type, mmu_idx); | |
697 | ||
cc0fdb29 HA |
698 | if (mode == PRV_M && access_type != MMU_INST_FETCH) { |
699 | if (get_field(env->mstatus, MSTATUS_MPRV)) { | |
700 | mode = get_field(env->mstatus, MSTATUS_MPP); | |
701 | } | |
702 | } | |
703 | ||
29b3361b AF |
704 | if (riscv_has_ext(env, RVH) && env->priv == PRV_M && |
705 | access_type != MMU_INST_FETCH && | |
706 | get_field(env->mstatus, MSTATUS_MPRV) && | |
284d697c | 707 | get_field(env->mstatus, MSTATUS_MPV)) { |
1c1c060a | 708 | two_stage_lookup = true; |
29b3361b AF |
709 | } |
710 | ||
711 | if (riscv_cpu_virt_enabled(env) || | |
1c1c060a AF |
712 | ((riscv_cpu_two_stage_lookup(mmu_idx) || two_stage_lookup) && |
713 | access_type != MMU_INST_FETCH)) { | |
36a18664 | 714 | /* Two stage lookup */ |
33a9a57d YJ |
715 | ret = get_physical_address(env, &pa, &prot, address, |
716 | &env->guest_phys_fault_addr, access_type, | |
36a18664 AF |
717 | mmu_idx, true, true); |
718 | ||
33a9a57d YJ |
719 | /* |
720 | * A G-stage exception may be triggered during two state lookup. | |
721 | * And the env->guest_phys_fault_addr has already been set in | |
722 | * get_physical_address(). | |
723 | */ | |
724 | if (ret == TRANSLATE_G_STAGE_FAIL) { | |
725 | first_stage_error = false; | |
726 | access_type = MMU_DATA_LOAD; | |
727 | } | |
728 | ||
36a18664 AF |
729 | qemu_log_mask(CPU_LOG_MMU, |
730 | "%s 1st-stage address=%" VADDR_PRIx " ret %d physical " | |
731 | TARGET_FMT_plx " prot %d\n", | |
732 | __func__, address, ret, pa, prot); | |
733 | ||
33a9a57d | 734 | if (ret == TRANSLATE_SUCCESS) { |
36a18664 AF |
735 | /* Second stage lookup */ |
736 | im_address = pa; | |
737 | ||
33a9a57d | 738 | ret = get_physical_address(env, &pa, &prot2, im_address, NULL, |
36a18664 AF |
739 | access_type, mmu_idx, false, true); |
740 | ||
741 | qemu_log_mask(CPU_LOG_MMU, | |
742 | "%s 2nd-stage address=%" VADDR_PRIx " ret %d physical " | |
743 | TARGET_FMT_plx " prot %d\n", | |
8f67cd6d AF |
744 | __func__, im_address, ret, pa, prot2); |
745 | ||
746 | prot &= prot2; | |
36a18664 AF |
747 | |
748 | if (riscv_feature(env, RISCV_FEATURE_PMP) && | |
749 | (ret == TRANSLATE_SUCCESS) && | |
750 | !pmp_hart_has_privs(env, pa, size, 1 << access_type, mode)) { | |
751 | ret = TRANSLATE_PMP_FAIL; | |
752 | } | |
753 | ||
754 | if (ret != TRANSLATE_SUCCESS) { | |
755 | /* | |
756 | * Guest physical address translation failed, this is a HS | |
757 | * level exception | |
758 | */ | |
759 | first_stage_error = false; | |
760 | env->guest_phys_fault_addr = (im_address | | |
761 | (address & | |
762 | (TARGET_PAGE_SIZE - 1))) >> 2; | |
763 | } | |
764 | } | |
765 | } else { | |
766 | /* Single stage lookup */ | |
33a9a57d YJ |
767 | ret = get_physical_address(env, &pa, &prot, address, NULL, |
768 | access_type, mmu_idx, true, false); | |
36a18664 AF |
769 | |
770 | qemu_log_mask(CPU_LOG_MMU, | |
771 | "%s address=%" VADDR_PRIx " ret %d physical " | |
772 | TARGET_FMT_plx " prot %d\n", | |
773 | __func__, address, ret, pa, prot); | |
774 | } | |
8a4ca3c1 | 775 | |
a88365c1 | 776 | if (riscv_feature(env, RISCV_FEATURE_PMP) && |
e0f8fa72 | 777 | (ret == TRANSLATE_SUCCESS) && |
db21e6f7 | 778 | !pmp_hart_has_privs(env, pa, size, 1 << access_type, mode)) { |
1f447aec HA |
779 | ret = TRANSLATE_PMP_FAIL; |
780 | } | |
781 | if (ret == TRANSLATE_PMP_FAIL) { | |
635b0b0e | 782 | pmp_violation = true; |
0c3e702a | 783 | } |
36a18664 | 784 | |
0c3e702a | 785 | if (ret == TRANSLATE_SUCCESS) { |
af3fc195 ZL |
786 | if (pmp_is_range_in_tlb(env, pa & TARGET_PAGE_MASK, &tlb_size)) { |
787 | tlb_set_page(cs, address & ~(tlb_size - 1), pa & ~(tlb_size - 1), | |
788 | prot, mmu_idx, tlb_size); | |
789 | } else { | |
790 | tlb_set_page(cs, address & TARGET_PAGE_MASK, pa & TARGET_PAGE_MASK, | |
791 | prot, mmu_idx, TARGET_PAGE_SIZE); | |
792 | } | |
8a4ca3c1 RH |
793 | return true; |
794 | } else if (probe) { | |
795 | return false; | |
796 | } else { | |
1c1c060a AF |
797 | raise_mmu_exception(env, address, access_type, pmp_violation, |
798 | first_stage_error, | |
799 | riscv_cpu_virt_enabled(env) || | |
800 | riscv_cpu_two_stage_lookup(mmu_idx)); | |
8a4ca3c1 | 801 | riscv_raise_exception(env, cs->exception_index, retaddr); |
0c3e702a | 802 | } |
36a18664 AF |
803 | |
804 | return true; | |
805 | ||
0c3e702a | 806 | #else |
8a4ca3c1 | 807 | switch (access_type) { |
0c3e702a MC |
808 | case MMU_INST_FETCH: |
809 | cs->exception_index = RISCV_EXCP_INST_PAGE_FAULT; | |
810 | break; | |
811 | case MMU_DATA_LOAD: | |
812 | cs->exception_index = RISCV_EXCP_LOAD_PAGE_FAULT; | |
813 | break; | |
814 | case MMU_DATA_STORE: | |
815 | cs->exception_index = RISCV_EXCP_STORE_PAGE_FAULT; | |
816 | break; | |
2921343b GM |
817 | default: |
818 | g_assert_not_reached(); | |
0c3e702a | 819 | } |
2921343b | 820 | env->badaddr = address; |
8a4ca3c1 | 821 | cpu_loop_exit_restore(cs, retaddr); |
0c3e702a | 822 | #endif |
0c3e702a MC |
823 | } |
824 | ||
825 | /* | |
826 | * Handle Traps | |
827 | * | |
828 | * Adapted from Spike's processor_t::take_trap. | |
829 | * | |
830 | */ | |
831 | void riscv_cpu_do_interrupt(CPUState *cs) | |
832 | { | |
833 | #if !defined(CONFIG_USER_ONLY) | |
834 | ||
835 | RISCVCPU *cpu = RISCV_CPU(cs); | |
836 | CPURISCVState *env = &cpu->env; | |
5eb9e782 | 837 | bool force_hs_execp = riscv_cpu_force_hs_excep_enabled(env); |
284d697c | 838 | uint64_t s; |
0c3e702a | 839 | |
acbbb94e MC |
840 | /* cs->exception is 32-bits wide unlike mcause which is XLEN-bits wide |
841 | * so we mask off the MSB and separate into trap type and cause. | |
842 | */ | |
843 | bool async = !!(cs->exception_index & RISCV_EXCP_INT_FLAG); | |
844 | target_ulong cause = cs->exception_index & RISCV_EXCP_INT_MASK; | |
845 | target_ulong deleg = async ? env->mideleg : env->medeleg; | |
4aeb9e26 | 846 | bool write_tval = false; |
acbbb94e | 847 | target_ulong tval = 0; |
30675539 AF |
848 | target_ulong htval = 0; |
849 | target_ulong mtval2 = 0; | |
acbbb94e | 850 | |
a10b9d93 KP |
851 | if (cause == RISCV_EXCP_SEMIHOST) { |
852 | if (env->priv >= PRV_S) { | |
853 | env->gpr[xA0] = do_common_semihosting(cs); | |
854 | env->pc += 4; | |
855 | return; | |
856 | } | |
857 | cause = RISCV_EXCP_BREAKPOINT; | |
858 | } | |
859 | ||
acbbb94e MC |
860 | if (!async) { |
861 | /* set tval to badaddr for traps with address information */ | |
862 | switch (cause) { | |
ab67a1d0 AF |
863 | case RISCV_EXCP_INST_GUEST_PAGE_FAULT: |
864 | case RISCV_EXCP_LOAD_GUEST_ACCESS_FAULT: | |
865 | case RISCV_EXCP_STORE_GUEST_AMO_ACCESS_FAULT: | |
5eb9e782 AF |
866 | force_hs_execp = true; |
867 | /* fallthrough */ | |
acbbb94e MC |
868 | case RISCV_EXCP_INST_ADDR_MIS: |
869 | case RISCV_EXCP_INST_ACCESS_FAULT: | |
870 | case RISCV_EXCP_LOAD_ADDR_MIS: | |
871 | case RISCV_EXCP_STORE_AMO_ADDR_MIS: | |
872 | case RISCV_EXCP_LOAD_ACCESS_FAULT: | |
873 | case RISCV_EXCP_STORE_AMO_ACCESS_FAULT: | |
874 | case RISCV_EXCP_INST_PAGE_FAULT: | |
875 | case RISCV_EXCP_LOAD_PAGE_FAULT: | |
876 | case RISCV_EXCP_STORE_PAGE_FAULT: | |
4aeb9e26 | 877 | write_tval = true; |
acbbb94e MC |
878 | tval = env->badaddr; |
879 | break; | |
880 | default: | |
881 | break; | |
0c3e702a | 882 | } |
acbbb94e MC |
883 | /* ecall is dispatched as one cause so translate based on mode */ |
884 | if (cause == RISCV_EXCP_U_ECALL) { | |
885 | assert(env->priv <= 3); | |
5eb9e782 AF |
886 | |
887 | if (env->priv == PRV_M) { | |
888 | cause = RISCV_EXCP_M_ECALL; | |
889 | } else if (env->priv == PRV_S && riscv_cpu_virt_enabled(env)) { | |
890 | cause = RISCV_EXCP_VS_ECALL; | |
891 | } else if (env->priv == PRV_S && !riscv_cpu_virt_enabled(env)) { | |
892 | cause = RISCV_EXCP_S_ECALL; | |
893 | } else if (env->priv == PRV_U) { | |
894 | cause = RISCV_EXCP_U_ECALL; | |
895 | } | |
0c3e702a MC |
896 | } |
897 | } | |
898 | ||
c51a3f5d | 899 | trace_riscv_trap(env->mhartid, async, cause, env->pc, tval, |
69430111 AF |
900 | riscv_cpu_get_trap_name(cause, async)); |
901 | ||
902 | qemu_log_mask(CPU_LOG_INT, | |
903 | "%s: hart:"TARGET_FMT_ld", async:%d, cause:"TARGET_FMT_lx", " | |
904 | "epc:0x"TARGET_FMT_lx", tval:0x"TARGET_FMT_lx", desc=%s\n", | |
905 | __func__, env->mhartid, async, cause, env->pc, tval, | |
906 | riscv_cpu_get_trap_name(cause, async)); | |
0c3e702a | 907 | |
acbbb94e MC |
908 | if (env->priv <= PRV_S && |
909 | cause < TARGET_LONG_BITS && ((deleg >> cause) & 1)) { | |
0c3e702a | 910 | /* handle the trap in S-mode */ |
5eb9e782 AF |
911 | if (riscv_has_ext(env, RVH)) { |
912 | target_ulong hdeleg = async ? env->hideleg : env->hedeleg; | |
1c1c060a AF |
913 | bool two_stage_lookup = false; |
914 | ||
915 | if (env->priv == PRV_M || | |
916 | (env->priv == PRV_S && !riscv_cpu_virt_enabled(env)) || | |
917 | (env->priv == PRV_U && !riscv_cpu_virt_enabled(env) && | |
918 | get_field(env->hstatus, HSTATUS_HU))) { | |
919 | two_stage_lookup = true; | |
920 | } | |
5eb9e782 | 921 | |
1c1c060a | 922 | if ((riscv_cpu_virt_enabled(env) || two_stage_lookup) && write_tval) { |
9034e90a AF |
923 | /* |
924 | * If we are writing a guest virtual address to stval, set | |
925 | * this to 1. If we are trapping to VS we will set this to 0 | |
926 | * later. | |
927 | */ | |
928 | env->hstatus = set_field(env->hstatus, HSTATUS_GVA, 1); | |
929 | } else { | |
930 | /* For other HS-mode traps, we set this to 0. */ | |
931 | env->hstatus = set_field(env->hstatus, HSTATUS_GVA, 0); | |
932 | } | |
933 | ||
5eb9e782 AF |
934 | if (riscv_cpu_virt_enabled(env) && ((hdeleg >> cause) & 1) && |
935 | !force_hs_execp) { | |
84b1c04b | 936 | /* Trap to VS mode */ |
c5969a3a RK |
937 | /* |
938 | * See if we need to adjust cause. Yes if its VS mode interrupt | |
939 | * no if hypervisor has delegated one of hs mode's interrupt | |
940 | */ | |
941 | if (cause == IRQ_VS_TIMER || cause == IRQ_VS_SOFT || | |
84b1c04b | 942 | cause == IRQ_VS_EXT) { |
c5969a3a | 943 | cause = cause - 1; |
84b1c04b | 944 | } |
9034e90a | 945 | env->hstatus = set_field(env->hstatus, HSTATUS_GVA, 0); |
5eb9e782 AF |
946 | } else if (riscv_cpu_virt_enabled(env)) { |
947 | /* Trap into HS mode, from virt */ | |
948 | riscv_cpu_swap_hypervisor_regs(env); | |
f2d5850f | 949 | env->hstatus = set_field(env->hstatus, HSTATUS_SPVP, |
ace54453 | 950 | env->priv); |
5eb9e782 AF |
951 | env->hstatus = set_field(env->hstatus, HSTATUS_SPV, |
952 | riscv_cpu_virt_enabled(env)); | |
953 | ||
30675539 AF |
954 | htval = env->guest_phys_fault_addr; |
955 | ||
5eb9e782 AF |
956 | riscv_cpu_set_virt_enabled(env, 0); |
957 | riscv_cpu_set_force_hs_excep(env, 0); | |
958 | } else { | |
959 | /* Trap into HS mode */ | |
1c1c060a | 960 | if (!two_stage_lookup) { |
f2d5850f AF |
961 | env->hstatus = set_field(env->hstatus, HSTATUS_SPV, |
962 | riscv_cpu_virt_enabled(env)); | |
963 | } | |
30675539 | 964 | htval = env->guest_phys_fault_addr; |
5eb9e782 AF |
965 | } |
966 | } | |
967 | ||
968 | s = env->mstatus; | |
1a9540d1 | 969 | s = set_field(s, MSTATUS_SPIE, get_field(s, MSTATUS_SIE)); |
0c3e702a MC |
970 | s = set_field(s, MSTATUS_SPP, env->priv); |
971 | s = set_field(s, MSTATUS_SIE, 0); | |
c7b95171 | 972 | env->mstatus = s; |
16fdb8ff | 973 | env->scause = cause | ((target_ulong)async << (TARGET_LONG_BITS - 1)); |
acbbb94e MC |
974 | env->sepc = env->pc; |
975 | env->sbadaddr = tval; | |
30675539 | 976 | env->htval = htval; |
acbbb94e MC |
977 | env->pc = (env->stvec >> 2 << 2) + |
978 | ((async && (env->stvec & 3) == 1) ? cause * 4 : 0); | |
fb738839 | 979 | riscv_cpu_set_mode(env, PRV_S); |
0c3e702a | 980 | } else { |
acbbb94e | 981 | /* handle the trap in M-mode */ |
5eb9e782 AF |
982 | if (riscv_has_ext(env, RVH)) { |
983 | if (riscv_cpu_virt_enabled(env)) { | |
984 | riscv_cpu_swap_hypervisor_regs(env); | |
985 | } | |
986 | env->mstatus = set_field(env->mstatus, MSTATUS_MPV, | |
284d697c | 987 | riscv_cpu_virt_enabled(env)); |
9034e90a AF |
988 | if (riscv_cpu_virt_enabled(env) && tval) { |
989 | env->mstatus = set_field(env->mstatus, MSTATUS_GVA, 1); | |
990 | } | |
5eb9e782 | 991 | |
30675539 AF |
992 | mtval2 = env->guest_phys_fault_addr; |
993 | ||
5eb9e782 AF |
994 | /* Trapping to M mode, virt is disabled */ |
995 | riscv_cpu_set_virt_enabled(env, 0); | |
996 | riscv_cpu_set_force_hs_excep(env, 0); | |
997 | } | |
998 | ||
999 | s = env->mstatus; | |
1a9540d1 | 1000 | s = set_field(s, MSTATUS_MPIE, get_field(s, MSTATUS_MIE)); |
0c3e702a MC |
1001 | s = set_field(s, MSTATUS_MPP, env->priv); |
1002 | s = set_field(s, MSTATUS_MIE, 0); | |
c7b95171 | 1003 | env->mstatus = s; |
acbbb94e MC |
1004 | env->mcause = cause | ~(((target_ulong)-1) >> async); |
1005 | env->mepc = env->pc; | |
1006 | env->mbadaddr = tval; | |
30675539 | 1007 | env->mtval2 = mtval2; |
acbbb94e MC |
1008 | env->pc = (env->mtvec >> 2 << 2) + |
1009 | ((async && (env->mtvec & 3) == 1) ? cause * 4 : 0); | |
fb738839 | 1010 | riscv_cpu_set_mode(env, PRV_M); |
0c3e702a | 1011 | } |
d9360e96 MC |
1012 | |
1013 | /* NOTE: it is not necessary to yield load reservations here. It is only | |
1014 | * necessary for an SC from "another hart" to cause a load reservation | |
1015 | * to be yielded. Refer to the memory consistency model section of the | |
1016 | * RISC-V ISA Specification. | |
1017 | */ | |
1018 | ||
0c3e702a MC |
1019 | #endif |
1020 | cs->exception_index = EXCP_NONE; /* mark handled to qemu */ | |
1021 | } |