]>
Commit | Line | Data |
---|---|---|
abff1abf PB |
1 | # FIXME extra_args should accept files() |
2 | dir = meson.current_source_dir() | |
abff1abf | 3 | |
6baba30a AF |
4 | gen = [ |
5 | decodetree.process('insn16.decode', extra_args: ['--static-decode=decode_insn16', '--insnwidth=16']), | |
daf866b6 | 6 | decodetree.process('insn32.decode', extra_args: '--static-decode=decode_insn32'), |
abff1abf PB |
7 | ] |
8 | ||
9 | riscv_ss = ss.source_set() | |
6baba30a | 10 | riscv_ss.add(gen) |
abff1abf PB |
11 | riscv_ss.add(files( |
12 | 'cpu.c', | |
13 | 'cpu_helper.c', | |
14 | 'csr.c', | |
15 | 'fpu_helper.c', | |
16 | 'gdbstub.c', | |
17 | 'op_helper.c', | |
18 | 'vector_helper.c', | |
19 | 'translate.c', | |
20 | )) | |
21 | ||
22 | riscv_softmmu_ss = ss.source_set() | |
23 | riscv_softmmu_ss.add(files( | |
43a96588 | 24 | 'arch_dump.c', |
abff1abf | 25 | 'pmp.c', |
f7697f0e YJ |
26 | 'monitor.c', |
27 | 'machine.c' | |
abff1abf PB |
28 | )) |
29 | ||
30 | target_arch += {'riscv': riscv_ss} | |
31 | target_softmmu_arch += {'riscv': riscv_softmmu_ss} |