]> git.proxmox.com Git - mirror_qemu.git/blame - target/riscv/pmu.h
Merge tag 'pull-maintainer-may24-160524-2' of https://gitlab.com/stsquad/qemu into...
[mirror_qemu.git] / target / riscv / pmu.h
CommitLineData
3780e337
AP
1/*
2 * RISC-V PMU header file.
3 *
4 * Copyright (c) 2021 Western Digital Corporation or its affiliates.
5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms and conditions of the GNU General Public License,
8 * version 2 or later, as published by the Free Software Foundation.
9 *
10 * This program is distributed in the hope it will be useful, but WITHOUT
11 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 * more details.
14 *
15 * You should have received a copy of the GNU General Public License along with
16 * this program. If not, see <http://www.gnu.org/licenses/>.
17 */
18
ef8cabab
FC
19#ifndef RISCV_PMU_H
20#define RISCV_PMU_H
21
3780e337 22#include "cpu.h"
755b41d0 23#include "qapi/error.h"
3780e337
AP
24
25bool riscv_pmu_ctr_monitor_instructions(CPURISCVState *env,
26 uint32_t target_ctr);
27bool riscv_pmu_ctr_monitor_cycles(CPURISCVState *env,
28 uint32_t target_ctr);
14664483 29void riscv_pmu_timer_cb(void *priv);
755b41d0 30void riscv_pmu_init(RISCVCPU *cpu, Error **errp);
14664483
AP
31int riscv_pmu_update_event_map(CPURISCVState *env, uint64_t value,
32 uint32_t ctr_idx);
33int riscv_pmu_incr_ctr(RISCVCPU *cpu, enum riscv_pmu_event_idx event_idx);
2571a642 34void riscv_pmu_generate_fdt_node(void *fdt, uint32_t cmask, char *pmu_name);
14664483
AP
35int riscv_pmu_setup_timer(CPURISCVState *env, uint64_t value,
36 uint32_t ctr_idx);
ef8cabab
FC
37
38#endif /* RISCV_PMU_H */