]> git.proxmox.com Git - mirror_qemu.git/blame - target/s390x/gen-features.c
projects / mirror_qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
docs: system: Add protvirt docs
[mirror_qemu.git] / target / s390x / gen-features.c
CommitLineData
dced7eec
MM		 1/*
2 * S390 feature list generator
3 *
27e84d4e 4 * Copyright IBM Corp. 2016, 2018
dced7eec
MM		 5 *
6 * Author(s): Michael Mueller <mimu@linux.vnet.ibm.com>
7 * David Hildenbrand <dahi@linux.vnet.ibm.com>
8 *
9 * This work is licensed under the terms of the GNU GPL, version 2 or (at
10 * your option) any later version. See the COPYING file in the top-level
11 * directory.
dced7eec
MM		 12 */
13
d8e39b70
MA		 14#include <inttypes.h>
15#include <stdio.h>
caef6243 16#include <string.h>
dced7eec
MM		 17#include "cpu_features_def.h"
18
19#define ARRAY_SIZE(array) (sizeof(array) / sizeof(array[0]))
20
21/***** BEGIN FEATURE DEFS *****/
22
23#define S390_FEAT_GROUP_PLO \
24 S390_FEAT_PLO_CL, \
25 S390_FEAT_PLO_CLG, \
26 S390_FEAT_PLO_CLGR, \
27 S390_FEAT_PLO_CLX, \
28 S390_FEAT_PLO_CS, \
29 S390_FEAT_PLO_CSG, \
30 S390_FEAT_PLO_CSGR, \
31 S390_FEAT_PLO_CSX, \
32 S390_FEAT_PLO_DCS, \
33 S390_FEAT_PLO_DCSG, \
34 S390_FEAT_PLO_DCSGR, \
35 S390_FEAT_PLO_DCSX, \
36 S390_FEAT_PLO_CSST, \
37 S390_FEAT_PLO_CSSTG, \
38 S390_FEAT_PLO_CSSTGR, \
39 S390_FEAT_PLO_CSSTX, \
40 S390_FEAT_PLO_CSDST, \
41 S390_FEAT_PLO_CSDSTG, \
42 S390_FEAT_PLO_CSDSTGR, \
43 S390_FEAT_PLO_CSDSTX, \
44 S390_FEAT_PLO_CSTST, \
45 S390_FEAT_PLO_CSTSTG, \
46 S390_FEAT_PLO_CSTSTGR, \
47 S390_FEAT_PLO_CSTSTX
48
49#define S390_FEAT_GROUP_TOD_CLOCK_STEERING \
50 S390_FEAT_TOD_CLOCK_STEERING, \
51 S390_FEAT_PTFF_QTO, \
52 S390_FEAT_PTFF_QSI, \
53 S390_FEAT_PTFF_QPT, \
54 S390_FEAT_PTFF_STO
55
56#define S390_FEAT_GROUP_GEN13_PTFF \
57 S390_FEAT_PTFF_QUI, \
58 S390_FEAT_PTFF_QTOU, \
59 S390_FEAT_PTFF_STOU
60
46a99c9f
DH		 61#define S390_FEAT_GROUP_MULTIPLE_EPOCH_PTFF \
62 S390_FEAT_PTFF_QSIE, \
63 S390_FEAT_PTFF_QTOUE, \
64 S390_FEAT_PTFF_STOE, \
65 S390_FEAT_PTFF_STOUE
66
dced7eec
MM		 67#define S390_FEAT_GROUP_MSA \
68 S390_FEAT_MSA, \
69 S390_FEAT_KMAC_DEA, \
70 S390_FEAT_KMAC_TDEA_128, \
71 S390_FEAT_KMAC_TDEA_192, \
72 S390_FEAT_KMC_DEA, \
73 S390_FEAT_KMC_TDEA_128, \
74 S390_FEAT_KMC_TDEA_192, \
75 S390_FEAT_KM_DEA, \
76 S390_FEAT_KM_TDEA_128, \
77 S390_FEAT_KM_TDEA_192, \
78 S390_FEAT_KIMD_SHA_1, \
79 S390_FEAT_KLMD_SHA_1
80
81#define S390_FEAT_GROUP_MSA_EXT_1 \
82 S390_FEAT_KMC_AES_128, \
83 S390_FEAT_KM_AES_128, \
84 S390_FEAT_KIMD_SHA_256, \
85 S390_FEAT_KLMD_SHA_256
86
87#define S390_FEAT_GROUP_MSA_EXT_2 \
88 S390_FEAT_KMC_AES_192, \
89 S390_FEAT_KMC_AES_256, \
90 S390_FEAT_KMC_PRNG, \
91 S390_FEAT_KM_AES_192, \
92 S390_FEAT_KM_AES_256, \
93 S390_FEAT_KIMD_SHA_512, \
94 S390_FEAT_KLMD_SHA_512
95
96#define S390_FEAT_GROUP_MSA_EXT_3 \
97 S390_FEAT_MSA_EXT_3, \
98 S390_FEAT_KMAC_EDEA, \
99 S390_FEAT_KMAC_ETDEA_128, \
100 S390_FEAT_KMAC_ETDEA_192, \
101 S390_FEAT_KMC_EAES_128, \
102 S390_FEAT_KMC_EAES_192, \
103 S390_FEAT_KMC_EAES_256, \
104 S390_FEAT_KMC_EDEA, \
105 S390_FEAT_KMC_ETDEA_128, \
106 S390_FEAT_KMC_ETDEA_192, \
107 S390_FEAT_KM_EDEA, \
108 S390_FEAT_KM_ETDEA_128, \
109 S390_FEAT_KM_ETDEA_192, \
110 S390_FEAT_KM_EAES_128, \
111 S390_FEAT_KM_EAES_192, \
112 S390_FEAT_KM_EAES_256, \
113 S390_FEAT_PCKMO_EDEA, \
114 S390_FEAT_PCKMO_ETDEA_128, \
115 S390_FEAT_PCKMO_ETDEA_256, \
116 S390_FEAT_PCKMO_AES_128, \
117 S390_FEAT_PCKMO_AES_192, \
118 S390_FEAT_PCKMO_AES_256
119
120#define S390_FEAT_GROUP_MSA_EXT_4 \
121 S390_FEAT_MSA_EXT_4, \
122 S390_FEAT_KMAC_AES_128, \
123 S390_FEAT_KMAC_AES_192, \
124 S390_FEAT_KMAC_AES_256, \
125 S390_FEAT_KMAC_EAES_128, \
126 S390_FEAT_KMAC_EAES_192, \
127 S390_FEAT_KMAC_EAES_256, \
128 S390_FEAT_KM_XTS_AES_128, \
129 S390_FEAT_KM_XTS_AES_256, \
130 S390_FEAT_KM_XTS_EAES_128, \
131 S390_FEAT_KM_XTS_EAES_256, \
132 S390_FEAT_KIMD_GHASH, \
133 S390_FEAT_KMCTR_DEA, \
134 S390_FEAT_KMCTR_TDEA_128, \
135 S390_FEAT_KMCTR_TDEA_192, \
136 S390_FEAT_KMCTR_EDEA, \
137 S390_FEAT_KMCTR_ETDEA_128, \
138 S390_FEAT_KMCTR_ETDEA_192, \
139 S390_FEAT_KMCTR_AES_128, \
140 S390_FEAT_KMCTR_AES_192, \
141 S390_FEAT_KMCTR_AES_256, \
142 S390_FEAT_KMCTR_EAES_128, \
143 S390_FEAT_KMCTR_EAES_192, \
144 S390_FEAT_KMCTR_EAES_256, \
145 S390_FEAT_KMF_DEA, \
146 S390_FEAT_KMF_TDEA_128, \
147 S390_FEAT_KMF_TDEA_192, \
148 S390_FEAT_KMF_EDEA, \
149 S390_FEAT_KMF_ETDEA_128, \
150 S390_FEAT_KMF_ETDEA_192, \
151 S390_FEAT_KMF_AES_128, \
152 S390_FEAT_KMF_AES_192, \
153 S390_FEAT_KMF_AES_256, \
154 S390_FEAT_KMF_EAES_128, \
155 S390_FEAT_KMF_EAES_192, \
156 S390_FEAT_KMF_EAES_256, \
157 S390_FEAT_KMO_DEA, \
158 S390_FEAT_KMO_TDEA_128, \
159 S390_FEAT_KMO_TDEA_192, \
160 S390_FEAT_KMO_EDEA, \
161 S390_FEAT_KMO_ETDEA_128, \
162 S390_FEAT_KMO_ETDEA_192, \
163 S390_FEAT_KMO_AES_128, \
164 S390_FEAT_KMO_AES_192, \
165 S390_FEAT_KMO_AES_256, \
166 S390_FEAT_KMO_EAES_128, \
167 S390_FEAT_KMO_EAES_192, \
168 S390_FEAT_KMO_EAES_256, \
169 S390_FEAT_PCC_CMAC_DEA, \
170 S390_FEAT_PCC_CMAC_TDEA_128, \
171 S390_FEAT_PCC_CMAC_TDEA_192, \
172 S390_FEAT_PCC_CMAC_ETDEA_128, \
173 S390_FEAT_PCC_CMAC_ETDEA_192, \
174 S390_FEAT_PCC_CMAC_TDEA, \
175 S390_FEAT_PCC_CMAC_AES_128, \
176 S390_FEAT_PCC_CMAC_AES_192, \
177 S390_FEAT_PCC_CMAC_AES_256, \
178 S390_FEAT_PCC_CMAC_EAES_128, \
179 S390_FEAT_PCC_CMAC_EAES_192, \
180 S390_FEAT_PCC_CMAC_EAES_256, \
181 S390_FEAT_PCC_XTS_AES_128, \
182 S390_FEAT_PCC_XTS_AES_256, \
183 S390_FEAT_PCC_XTS_EAES_128, \
184 S390_FEAT_PCC_XTS_EAES_256
185
186#define S390_FEAT_GROUP_MSA_EXT_5 \
187 S390_FEAT_MSA_EXT_5, \
188 S390_FEAT_PPNO_SHA_512_DRNG
189
6da5c593
JH		 190#define S390_FEAT_GROUP_MSA_EXT_6 \
191 S390_FEAT_KIMD_SHA3_224, \
192 S390_FEAT_KIMD_SHA3_256, \
193 S390_FEAT_KIMD_SHA3_384, \
194 S390_FEAT_KIMD_SHA3_512, \
195 S390_FEAT_KIMD_SHAKE_128, \
196 S390_FEAT_KIMD_SHAKE_256, \
197 S390_FEAT_KLMD_SHA3_224, \
198 S390_FEAT_KLMD_SHA3_256, \
199 S390_FEAT_KLMD_SHA3_384, \
200 S390_FEAT_KLMD_SHA3_512, \
201 S390_FEAT_KLMD_SHAKE_128, \
202 S390_FEAT_KLMD_SHAKE_256
203
204#define S390_FEAT_GROUP_MSA_EXT_7 \
205 S390_FEAT_PRNO_TRNG_QRTCR, \
206 S390_FEAT_PRNO_TRNG
207
208#define S390_FEAT_GROUP_MSA_EXT_8 \
209 S390_FEAT_MSA_EXT_8, \
210 S390_FEAT_KMA_GCM_AES_128, \
211 S390_FEAT_KMA_GCM_AES_192, \
212 S390_FEAT_KMA_GCM_AES_256 , \
213 S390_FEAT_KMA_GCM_EAES_128, \
214 S390_FEAT_KMA_GCM_EAES_192, \
215 S390_FEAT_KMA_GCM_EAES_256
216
5dacbe23
CB		 217#define S390_FEAT_GROUP_MSA_EXT_9 \
218 S390_FEAT_MSA_EXT_9, \
ef506f80
DH		 219 S390_FEAT_KDSA_ECDSA_VERIFY_P256, \
220 S390_FEAT_KDSA_ECDSA_VERIFY_P384, \
221 S390_FEAT_KDSA_ECDSA_VERIFY_P512, \
222 S390_FEAT_KDSA_ECDSA_SIGN_P256, \
223 S390_FEAT_KDSA_ECDSA_SIGN_P384, \
224 S390_FEAT_KDSA_ECDSA_SIGN_P512, \
225 S390_FEAT_KDSA_EECDSA_SIGN_P256, \
226 S390_FEAT_KDSA_EECDSA_SIGN_P384, \
227 S390_FEAT_KDSA_EECDSA_SIGN_P512, \
228 S390_FEAT_KDSA_EDDSA_VERIFY_ED25519, \
229 S390_FEAT_KDSA_EDDSA_VERIFY_ED448, \
230 S390_FEAT_KDSA_EDDSA_SIGN_ED25519, \
231 S390_FEAT_KDSA_EDDSA_SIGN_ED448, \
232 S390_FEAT_KDSA_EEDDSA_SIGN_ED25519, \
233 S390_FEAT_KDSA_EEDDSA_SIGN_ED448, \
5dacbe23
CB		 234 S390_FEAT_PCC_SCALAR_MULT_P256, \
235 S390_FEAT_PCC_SCALAR_MULT_P384, \
236 S390_FEAT_PCC_SCALAR_MULT_P512, \
237 S390_FEAT_PCC_SCALAR_MULT_ED25519, \
238 S390_FEAT_PCC_SCALAR_MULT_ED448, \
239 S390_FEAT_PCC_SCALAR_MULT_X25519, \
240 S390_FEAT_PCC_SCALAR_MULT_X448
241
242#define S390_FEAT_GROUP_MSA_EXT_9_PCKMO \
243 S390_FEAT_PCKMO_ECC_P256, \
244 S390_FEAT_PCKMO_ECC_P384, \
245 S390_FEAT_PCKMO_ECC_P521, \
246 S390_FEAT_PCKMO_ECC_ED25519, \
247 S390_FEAT_PCKMO_ECC_ED448
248
d220fabf
CB		 249#define S390_FEAT_GROUP_ENH_SORT \
250 S390_FEAT_ESORT_BASE, \
251 S390_FEAT_SORTL_SFLR, \
252 S390_FEAT_SORTL_SVLR, \
253 S390_FEAT_SORTL_32, \
254 S390_FEAT_SORTL_128, \
255 S390_FEAT_SORTL_F0
256
257
afc7b866
CB		 258#define S390_FEAT_GROUP_DEFLATE_CONVERSION \
259 S390_FEAT_DEFLATE_BASE, \
260 S390_FEAT_DEFLATE_GHDT, \
261 S390_FEAT_DEFLATE_CMPR, \
262 S390_FEAT_DEFLATE_XPND, \
263 S390_FEAT_DEFLATE_F0
264
90229ebb
DH		 265/* cpu feature groups */
266static uint16_t group_PLO[] = {
267 S390_FEAT_GROUP_PLO,
268};
269static uint16_t group_TOD_CLOCK_STEERING[] = {
270 S390_FEAT_GROUP_TOD_CLOCK_STEERING,
271};
272static uint16_t group_GEN13_PTFF[] = {
273 S390_FEAT_GROUP_GEN13_PTFF,
274};
46a99c9f
DH		 275static uint16_t group_MULTIPLE_EPOCH_PTFF[] = {
276 S390_FEAT_GROUP_MULTIPLE_EPOCH_PTFF,
277};
90229ebb
DH		 278static uint16_t group_MSA[] = {
279 S390_FEAT_GROUP_MSA,
280};
281static uint16_t group_MSA_EXT_1[] = {
282 S390_FEAT_GROUP_MSA_EXT_1,
283};
284static uint16_t group_MSA_EXT_2[] = {
285 S390_FEAT_GROUP_MSA_EXT_2,
286};
287static uint16_t group_MSA_EXT_3[] = {
288 S390_FEAT_GROUP_MSA_EXT_3,
289};
290static uint16_t group_MSA_EXT_4[] = {
291 S390_FEAT_GROUP_MSA_EXT_4,
292};
293static uint16_t group_MSA_EXT_5[] = {
294 S390_FEAT_GROUP_MSA_EXT_5,
295};
6da5c593
JH		 296static uint16_t group_MSA_EXT_6[] = {
297 S390_FEAT_GROUP_MSA_EXT_6,
298};
299static uint16_t group_MSA_EXT_7[] = {
300 S390_FEAT_GROUP_MSA_EXT_7,
301};
302static uint16_t group_MSA_EXT_8[] = {
303 S390_FEAT_GROUP_MSA_EXT_8,
304};
90229ebb 305
5dacbe23
CB		 306static uint16_t group_MSA_EXT_9[] = {
307 S390_FEAT_GROUP_MSA_EXT_9,
308};
309
310static uint16_t group_MSA_EXT_9_PCKMO[] = {
311 S390_FEAT_GROUP_MSA_EXT_9_PCKMO,
312};
313
d220fabf
CB		 314static uint16_t group_ENH_SORT[] = {
315 S390_FEAT_GROUP_ENH_SORT,
316};
317
afc7b866
CB		 318static uint16_t group_DEFLATE_CONVERSION[] = {
319 S390_FEAT_GROUP_DEFLATE_CONVERSION,
320};
321
ec3aadb1
JH		 322/* Base features (in order of release)
323 * Only non-hypervisor managed features belong here.
324 * Base feature sets are static meaning they do not change in future QEMU
325 * releases.
326 */
dced7eec
MM		 327static uint16_t base_GEN7_GA1[] = {
328 S390_FEAT_GROUP_PLO,
329 S390_FEAT_ESAN3,
330 S390_FEAT_ZARCH,
331};
ec3aadb1 332
dced7eec
MM		 333#define base_GEN7_GA2 EmptyFeat
334#define base_GEN7_GA3 EmptyFeat
ec3aadb1 335
dced7eec
MM		 336static uint16_t base_GEN8_GA1[] = {
337 S390_FEAT_DAT_ENH,
338 S390_FEAT_EXTENDED_TRANSLATION_2,
339 S390_FEAT_GROUP_MSA,
340 S390_FEAT_LONG_DISPLACEMENT,
341 S390_FEAT_LONG_DISPLACEMENT_FAST,
342 S390_FEAT_HFP_MADDSUB,
343};
ec3aadb1 344
dced7eec
MM		 345#define base_GEN8_GA2 EmptyFeat
346#define base_GEN8_GA3 EmptyFeat
347#define base_GEN8_GA4 EmptyFeat
348#define base_GEN8_GA5 EmptyFeat
ec3aadb1 349
dced7eec
MM		 350static uint16_t base_GEN9_GA1[] = {
351 S390_FEAT_IDTE_SEGMENT,
352 S390_FEAT_ASN_LX_REUSE,
353 S390_FEAT_STFLE,
354 S390_FEAT_SENSE_RUNNING_STATUS,
355 S390_FEAT_EXTENDED_IMMEDIATE,
356 S390_FEAT_EXTENDED_TRANSLATION_3,
357 S390_FEAT_HFP_UNNORMALIZED_EXT,
358 S390_FEAT_ETF2_ENH,
359 S390_FEAT_STORE_CLOCK_FAST,
360 S390_FEAT_GROUP_TOD_CLOCK_STEERING,
361 S390_FEAT_ETF3_ENH,
362 S390_FEAT_DAT_ENH_2,
363};
ec3aadb1 364
dced7eec
MM		 365#define base_GEN9_GA2 EmptyFeat
366#define base_GEN9_GA3 EmptyFeat
ec3aadb1 367
dced7eec
MM		 368static uint16_t base_GEN10_GA1[] = {
369 S390_FEAT_CONDITIONAL_SSKE,
370 S390_FEAT_PARSING_ENH,
371 S390_FEAT_MOVE_WITH_OPTIONAL_SPEC,
372 S390_FEAT_EXTRACT_CPU_TIME,
373 S390_FEAT_COMPARE_AND_SWAP_AND_STORE,
374 S390_FEAT_COMPARE_AND_SWAP_AND_STORE_2,
375 S390_FEAT_GENERAL_INSTRUCTIONS_EXT,
376 S390_FEAT_EXECUTE_EXT,
377 S390_FEAT_FLOATING_POINT_SUPPPORT_ENH,
378 S390_FEAT_DFP,
379 S390_FEAT_DFP_FAST,
380 S390_FEAT_PFPO,
381};
382#define base_GEN10_GA2 EmptyFeat
383#define base_GEN10_GA3 EmptyFeat
ec3aadb1 384
dced7eec
MM		 385static uint16_t base_GEN11_GA1[] = {
386 S390_FEAT_NONQ_KEY_SETTING,
387 S390_FEAT_ENHANCED_MONITOR,
388 S390_FEAT_FLOATING_POINT_EXT,
389 S390_FEAT_SET_PROGRAM_PARAMETERS,
390 S390_FEAT_STFLE_45,
391 S390_FEAT_CMPSC_ENH,
392 S390_FEAT_INTERLOCKED_ACCESS_2,
393};
ec3aadb1 394
dced7eec 395#define base_GEN11_GA2 EmptyFeat
ec3aadb1 396
dced7eec
MM		 397static uint16_t base_GEN12_GA1[] = {
398 S390_FEAT_DFP_ZONED_CONVERSION,
399 S390_FEAT_STFLE_49,
400 S390_FEAT_LOCAL_TLB_CLEARING,
401};
ec3aadb1 402
dced7eec 403#define base_GEN12_GA2 EmptyFeat
ec3aadb1 404
dced7eec
MM		 405static uint16_t base_GEN13_GA1[] = {
406 S390_FEAT_STFLE_53,
407 S390_FEAT_DFP_PACKED_CONVERSION,
408 S390_FEAT_GROUP_GEN13_PTFF,
409};
ec3aadb1 410
dced7eec
MM		 411#define base_GEN13_GA2 EmptyFeat
412
cc28a594
JH		 413static uint16_t base_GEN14_GA1[] = {
414 S390_FEAT_ENTROPY_ENC_COMP,
415 S390_FEAT_MISC_INSTRUCTION_EXT,
416 S390_FEAT_SEMAPHORE_ASSIST,
417 S390_FEAT_TIME_SLICE_INSTRUMENTATION,
418 S390_FEAT_ORDER_PRESERVING_COMPRESSION,
419};
420
f2a7d157
CW		 421#define base_GEN14_GA2 EmptyFeat
422
caef6243
CB		 423static uint16_t base_GEN15_GA1[] = {
424 S390_FEAT_MISC_INSTRUCTION_EXT3,
425};
426
ec3aadb1
JH		 427/* Full features (in order of release)
428 * Automatically includes corresponding base features.
429 * Full features are all features this hardware supports even if kvm/QEMU do not
430 * support these features yet.
431 */
dced7eec 432static uint16_t full_GEN7_GA1[] = {
9f0d13f4 433 S390_FEAT_PPA15,
b073c875 434 S390_FEAT_BPB,
dced7eec
MM		 435 S390_FEAT_SIE_F2,
436 S390_FEAT_SIE_SKEY,
437 S390_FEAT_SIE_GPERE,
438 S390_FEAT_SIE_IB,
439 S390_FEAT_SIE_CEI,
440};
ec3aadb1 441
dced7eec
MM		 442static uint16_t full_GEN7_GA2[] = {
443 S390_FEAT_EXTENDED_TRANSLATION_2,
444};
ec3aadb1 445
dced7eec
MM		 446static uint16_t full_GEN7_GA3[] = {
447 S390_FEAT_LONG_DISPLACEMENT,
448 S390_FEAT_SIE_SIIF,
449};
ec3aadb1 450
dced7eec
MM		 451static uint16_t full_GEN8_GA1[] = {
452 S390_FEAT_SIE_GSLS,
453 S390_FEAT_SIE_64BSCAO,
454};
ec3aadb1 455
dced7eec 456#define full_GEN8_GA2 EmptyFeat
ec3aadb1 457
dced7eec
MM		 458static uint16_t full_GEN8_GA3[] = {
459 S390_FEAT_ASN_LX_REUSE,
460 S390_FEAT_EXTENDED_TRANSLATION_3,
461};
ec3aadb1 462
dced7eec
MM		 463#define full_GEN8_GA4 EmptyFeat
464#define full_GEN8_GA5 EmptyFeat
ec3aadb1 465
dced7eec
MM		 466static uint16_t full_GEN9_GA1[] = {
467 S390_FEAT_STORE_HYPERVISOR_INFO,
468 S390_FEAT_GROUP_MSA_EXT_1,
469 S390_FEAT_CMM,
470 S390_FEAT_SIE_CMMA,
471};
ec3aadb1 472
dced7eec
MM		 473static uint16_t full_GEN9_GA2[] = {
474 S390_FEAT_MOVE_WITH_OPTIONAL_SPEC,
475 S390_FEAT_EXTRACT_CPU_TIME,
476 S390_FEAT_COMPARE_AND_SWAP_AND_STORE,
477 S390_FEAT_FLOATING_POINT_SUPPPORT_ENH,
478 S390_FEAT_DFP,
479};
ec3aadb1 480
dced7eec
MM		 481static uint16_t full_GEN9_GA3[] = {
482 S390_FEAT_CONDITIONAL_SSKE,
483 S390_FEAT_PFPO,
484};
ec3aadb1 485
dced7eec
MM		 486static uint16_t full_GEN10_GA1[] = {
487 S390_FEAT_EDAT,
488 S390_FEAT_CONFIGURATION_TOPOLOGY,
489 S390_FEAT_GROUP_MSA_EXT_2,
490 S390_FEAT_ESOP,
491 S390_FEAT_SIE_PFMFI,
492 S390_FEAT_SIE_SIGPIF,
493};
ec3aadb1 494
dced7eec
MM		 495static uint16_t full_GEN10_GA2[] = {
496 S390_FEAT_SET_PROGRAM_PARAMETERS,
497 S390_FEAT_SIE_IBS,
498};
ec3aadb1 499
dced7eec
MM		 500static uint16_t full_GEN10_GA3[] = {
501 S390_FEAT_GROUP_MSA_EXT_3,
502};
ec3aadb1 503
dced7eec
MM		 504static uint16_t full_GEN11_GA1[] = {
505 S390_FEAT_IPTE_RANGE,
506 S390_FEAT_ACCESS_EXCEPTION_FS_INDICATION,
507 S390_FEAT_GROUP_MSA_EXT_4,
508};
ec3aadb1 509
dced7eec 510#define full_GEN11_GA2 EmptyFeat
ec3aadb1 511
dced7eec
MM		 512static uint16_t full_GEN12_GA1[] = {
513 S390_FEAT_CONSTRAINT_TRANSACTIONAL_EXE,
514 S390_FEAT_TRANSACTIONAL_EXE,
515 S390_FEAT_RUNTIME_INSTRUMENTATION,
3b00f702
YMZ		 516 S390_FEAT_ZPCI,
517 S390_FEAT_ADAPTER_EVENT_NOTIFICATION,
518 S390_FEAT_ADAPTER_INT_SUPPRESSION,
dced7eec 519 S390_FEAT_EDAT_2,
7223bcce 520 S390_FEAT_SIDE_EFFECT_ACCESS_ESOP2,
c5cd17af 521 S390_FEAT_AP_QUERY_CONFIG_INFO,
9ef2d19e 522 S390_FEAT_AP_QUEUE_INTERRUPT_CONTROL,
c5cd17af
TK		 523 S390_FEAT_AP_FACILITIES_TEST,
524 S390_FEAT_AP,
dced7eec 525};
ec3aadb1 526
dced7eec
MM		 527static uint16_t full_GEN12_GA2[] = {
528 S390_FEAT_GROUP_MSA_EXT_5,
529};
ec3aadb1 530
dced7eec
MM		 531static uint16_t full_GEN13_GA1[] = {
532 S390_FEAT_VECTOR,
533};
ec3aadb1 534
dced7eec
MM		 535#define full_GEN13_GA2 EmptyFeat
536
cc28a594
JH		 537static uint16_t full_GEN14_GA1[] = {
538 S390_FEAT_INSTRUCTION_EXEC_PROT,
539 S390_FEAT_GUARDED_STORAGE,
540 S390_FEAT_VECTOR_PACKED_DECIMAL,
541 S390_FEAT_VECTOR_ENH,
542 S390_FEAT_MULTIPLE_EPOCH,
543 S390_FEAT_TEST_PENDING_EXT_INTERRUPTION,
544 S390_FEAT_INSERT_REFERENCE_BITS_MULT,
545 S390_FEAT_GROUP_MSA_EXT_6,
546 S390_FEAT_GROUP_MSA_EXT_7,
547 S390_FEAT_GROUP_MSA_EXT_8,
548 S390_FEAT_CMM_NT,
27e84d4e 549 S390_FEAT_ETOKEN,
cc28a594
JH		 550 S390_FEAT_HPMA2,
551 S390_FEAT_SIE_KSS,
46a99c9f 552 S390_FEAT_GROUP_MULTIPLE_EPOCH_PTFF,
cc28a594
JH		 553};
554
f2a7d157
CW		 555#define full_GEN14_GA2 EmptyFeat
556
caef6243
CB		 557static uint16_t full_GEN15_GA1[] = {
558 S390_FEAT_VECTOR_ENH2,
559 S390_FEAT_GROUP_ENH_SORT,
560 S390_FEAT_GROUP_DEFLATE_CONVERSION,
5d8866c8 561 S390_FEAT_VECTOR_PACKED_DECIMAL_ENH,
caef6243
CB		 562 S390_FEAT_GROUP_MSA_EXT_9,
563 S390_FEAT_GROUP_MSA_EXT_9_PCKMO,
564 S390_FEAT_ETOKEN,
565};
566
ec3aadb1
JH		 567/* Default features (in order of release)
568 * Automatically includes corresponding base features.
569 * Default features are all features this version of QEMU supports for this
570 * hardware model. Default feature sets can grow with new QEMU releases.
571 */
dced7eec
MM		 572#define default_GEN7_GA1 EmptyFeat
573#define default_GEN7_GA2 EmptyFeat
574#define default_GEN7_GA3 EmptyFeat
575#define default_GEN8_GA1 EmptyFeat
576#define default_GEN8_GA2 EmptyFeat
577#define default_GEN8_GA3 EmptyFeat
578#define default_GEN8_GA4 EmptyFeat
579#define default_GEN8_GA5 EmptyFeat
ec3aadb1 580
dced7eec
MM		 581static uint16_t default_GEN9_GA1[] = {
582 S390_FEAT_STORE_HYPERVISOR_INFO,
583 S390_FEAT_GROUP_MSA_EXT_1,
07059eff 584 S390_FEAT_CMM,
dced7eec 585};
ec3aadb1 586
dced7eec
MM		 587#define default_GEN9_GA2 EmptyFeat
588#define default_GEN9_GA3 EmptyFeat
ec3aadb1 589
dced7eec
MM		 590static uint16_t default_GEN10_GA1[] = {
591 S390_FEAT_EDAT,
592 S390_FEAT_GROUP_MSA_EXT_2,
593};
ec3aadb1 594
dced7eec
MM		 595#define default_GEN10_GA2 EmptyFeat
596#define default_GEN10_GA3 EmptyFeat
ec3aadb1 597
dced7eec
MM		 598static uint16_t default_GEN11_GA1[] = {
599 S390_FEAT_GROUP_MSA_EXT_3,
600 S390_FEAT_IPTE_RANGE,
601 S390_FEAT_ACCESS_EXCEPTION_FS_INDICATION,
602 S390_FEAT_GROUP_MSA_EXT_4,
87273151
CB		 603 S390_FEAT_PPA15,
604 S390_FEAT_BPB,
dced7eec 605};
ec3aadb1 606
dced7eec 607#define default_GEN11_GA2 EmptyFeat
ec3aadb1 608
dced7eec
MM		 609static uint16_t default_GEN12_GA1[] = {
610 S390_FEAT_CONSTRAINT_TRANSACTIONAL_EXE,
611 S390_FEAT_TRANSACTIONAL_EXE,
612 S390_FEAT_RUNTIME_INSTRUMENTATION,
3b00f702
YMZ		 613 S390_FEAT_ZPCI,
614 S390_FEAT_ADAPTER_EVENT_NOTIFICATION,
dced7eec 615 S390_FEAT_EDAT_2,
7223bcce
JH		 616 S390_FEAT_ESOP,
617 S390_FEAT_SIDE_EFFECT_ACCESS_ESOP2,
dced7eec 618};
ec3aadb1 619
dced7eec 620#define default_GEN12_GA2 EmptyFeat
ec3aadb1 621
dced7eec
MM		 622static uint16_t default_GEN13_GA1[] = {
623 S390_FEAT_GROUP_MSA_EXT_5,
624 S390_FEAT_VECTOR,
625};
ec3aadb1 626
dced7eec
MM		 627#define default_GEN13_GA2 EmptyFeat
628
cc28a594 629static uint16_t default_GEN14_GA1[] = {
cc28a594
JH		 630 S390_FEAT_INSTRUCTION_EXEC_PROT,
631 S390_FEAT_GUARDED_STORAGE,
632 S390_FEAT_VECTOR_PACKED_DECIMAL,
633 S390_FEAT_VECTOR_ENH,
634 S390_FEAT_GROUP_MSA_EXT_6,
635 S390_FEAT_GROUP_MSA_EXT_7,
636 S390_FEAT_GROUP_MSA_EXT_8,
84176c79
CW		 637 S390_FEAT_MULTIPLE_EPOCH,
638 S390_FEAT_GROUP_MULTIPLE_EPOCH_PTFF,
cc28a594
JH		 639};
640
f2a7d157
CW		 641#define default_GEN14_GA2 EmptyFeat
642
caef6243
CB		 643static uint16_t default_GEN15_GA1[] = {
644 S390_FEAT_VECTOR_ENH2,
caef6243 645 S390_FEAT_GROUP_DEFLATE_CONVERSION,
5d8866c8 646 S390_FEAT_VECTOR_PACKED_DECIMAL_ENH,
caef6243
CB		 647 S390_FEAT_GROUP_MSA_EXT_9,
648 S390_FEAT_GROUP_MSA_EXT_9_PCKMO,
649 S390_FEAT_ETOKEN,
650};
651
35b4df64
DH		 652/* QEMU (CPU model) features */
653
654static uint16_t qemu_V2_11[] = {
655 S390_FEAT_GROUP_PLO,
656 S390_FEAT_ESAN3,
657 S390_FEAT_ZARCH,
658};
659
d646b16b 660static uint16_t qemu_V3_1[] = {
35b4df64
DH		 661 S390_FEAT_DAT_ENH,
662 S390_FEAT_IDTE_SEGMENT,
663 S390_FEAT_STFLE,
664 S390_FEAT_SENSE_RUNNING_STATUS,
665 S390_FEAT_EXTENDED_TRANSLATION_2,
666 S390_FEAT_MSA,
667 S390_FEAT_LONG_DISPLACEMENT,
668 S390_FEAT_LONG_DISPLACEMENT_FAST,
669 S390_FEAT_EXTENDED_IMMEDIATE,
670 S390_FEAT_EXTENDED_TRANSLATION_3,
671 S390_FEAT_ETF2_ENH,
672 S390_FEAT_STORE_CLOCK_FAST,
673 S390_FEAT_MOVE_WITH_OPTIONAL_SPEC,
674 S390_FEAT_ETF3_ENH,
675 S390_FEAT_EXTRACT_CPU_TIME,
676 S390_FEAT_COMPARE_AND_SWAP_AND_STORE,
677 S390_FEAT_COMPARE_AND_SWAP_AND_STORE_2,
678 S390_FEAT_GENERAL_INSTRUCTIONS_EXT,
679 S390_FEAT_EXECUTE_EXT,
680 S390_FEAT_SET_PROGRAM_PARAMETERS,
681 S390_FEAT_FLOATING_POINT_SUPPPORT_ENH,
682 S390_FEAT_STFLE_45,
683 S390_FEAT_STFLE_49,
684 S390_FEAT_LOCAL_TLB_CLEARING,
685 S390_FEAT_INTERLOCKED_ACCESS_2,
e3fd586d
CH		 686 S390_FEAT_ADAPTER_EVENT_NOTIFICATION,
687 S390_FEAT_ADAPTER_INT_SUPPRESSION,
35b4df64 688 S390_FEAT_MSA_EXT_3,
e3fd586d 689 S390_FEAT_MSA_EXT_4,
35b4df64
DH		 690};
691
08ef92d5 692static uint16_t qemu_V4_0[] = {
df192fbc
DH		 693 /*
694 * Only BFP bits are implemented (HFP, DFP, PFPO and DIVIDE TO INTEGER not
695 * implemented yet).
696 */
697 S390_FEAT_FLOATING_POINT_EXT,
d646b16b
DH		 698 S390_FEAT_ZPCI,
699};
700
faa40177 701static uint16_t qemu_V4_1[] = {
35b4df64 702 S390_FEAT_STFLE_53,
c7f22b31 703 S390_FEAT_VECTOR,
08ef92d5
DH		 704};
705
faa40177 706static uint16_t qemu_LATEST[] = {
b580b6ee
DH		 707 S390_FEAT_ACCESS_EXCEPTION_FS_INDICATION,
708 S390_FEAT_SIDE_EFFECT_ACCESS_ESOP2,
709 S390_FEAT_ESOP,
faa40177
DH		 710};
711
08ef92d5
DH		 712/* add all new definitions before this point */
713static uint16_t qemu_MAX[] = {
35b4df64
DH		 714 /* generates a dependency warning, leave it out for now */
715 S390_FEAT_MSA_EXT_5,
b580b6ee
DH		 716 /* features introduced after the z13 */
717 S390_FEAT_INSTRUCTION_EXEC_PROT,
35b4df64
DH		 718};
719
dced7eec
MM		 720/****** END FEATURE DEFS ******/
721
722#define _YEARS "2016"
723#define _NAME_H "TARGET_S390X_GEN_FEATURES_H"
724
725#define CPU_FEAT_INITIALIZER(_name) \
726 { \
727 .name = "S390_FEAT_LIST_" #_name, \
728 .base_bits = \
729 { .data = base_##_name, \
730 .len = ARRAY_SIZE(base_##_name) }, \
731 .default_bits = \
732 { .data = default_##_name, \
733 .len = ARRAY_SIZE(default_##_name) }, \
734 .full_bits = \
735 { .data = full_##_name, \
736 .len = ARRAY_SIZE(full_##_name) }, \
737 }
738
739typedef struct BitSpec {
740 uint16_t *data;
741 uint32_t len;
742} BitSpec;
743
744typedef struct {
745 const char *name;
746 BitSpec base_bits;
747 BitSpec default_bits;
748 BitSpec full_bits;
749} CpuFeatDefSpec;
750
751static uint16_t EmptyFeat[] = {};
752
753/*******************************
754 * processor GA series
755 *******************************/
756static CpuFeatDefSpec CpuFeatDef[] = {
757 CPU_FEAT_INITIALIZER(GEN7_GA1),
758 CPU_FEAT_INITIALIZER(GEN7_GA2),
759 CPU_FEAT_INITIALIZER(GEN7_GA3),
760 CPU_FEAT_INITIALIZER(GEN8_GA1),
761 CPU_FEAT_INITIALIZER(GEN8_GA2),
762 CPU_FEAT_INITIALIZER(GEN8_GA3),
763 CPU_FEAT_INITIALIZER(GEN8_GA4),
764 CPU_FEAT_INITIALIZER(GEN8_GA5),
765 CPU_FEAT_INITIALIZER(GEN9_GA1),
766 CPU_FEAT_INITIALIZER(GEN9_GA2),
767 CPU_FEAT_INITIALIZER(GEN9_GA3),
768 CPU_FEAT_INITIALIZER(GEN10_GA1),
769 CPU_FEAT_INITIALIZER(GEN10_GA2),
770 CPU_FEAT_INITIALIZER(GEN10_GA3),
771 CPU_FEAT_INITIALIZER(GEN11_GA1),
772 CPU_FEAT_INITIALIZER(GEN11_GA2),
773 CPU_FEAT_INITIALIZER(GEN12_GA1),
774 CPU_FEAT_INITIALIZER(GEN12_GA2),
775 CPU_FEAT_INITIALIZER(GEN13_GA1),
776 CPU_FEAT_INITIALIZER(GEN13_GA2),
cc28a594 777 CPU_FEAT_INITIALIZER(GEN14_GA1),
f2a7d157 778 CPU_FEAT_INITIALIZER(GEN14_GA2),
caef6243 779 CPU_FEAT_INITIALIZER(GEN15_GA1),
dced7eec
MM		 780};
781
90229ebb
DH		 782#define FEAT_GROUP_INITIALIZER(_name) \
783 { \
784 .name = "S390_FEAT_GROUP_LIST_" #_name, \
a5f9ecc4 785 .enum_name = "S390_FEAT_GROUP_" #_name, \
90229ebb
DH		 786 .bits = \
787 { .data = group_##_name, \
788 .len = ARRAY_SIZE(group_##_name) }, \
789 }
790
791typedef struct {
792 const char *name;
a5f9ecc4 793 const char *enum_name;
90229ebb
DH		 794 BitSpec bits;
795} FeatGroupDefSpec;
796
797/*******************************
798 * feature groups
799 *******************************/
800static FeatGroupDefSpec FeatGroupDef[] = {
801 FEAT_GROUP_INITIALIZER(PLO),
802 FEAT_GROUP_INITIALIZER(TOD_CLOCK_STEERING),
803 FEAT_GROUP_INITIALIZER(GEN13_PTFF),
804 FEAT_GROUP_INITIALIZER(MSA),
805 FEAT_GROUP_INITIALIZER(MSA_EXT_1),
806 FEAT_GROUP_INITIALIZER(MSA_EXT_2),
807 FEAT_GROUP_INITIALIZER(MSA_EXT_3),
808 FEAT_GROUP_INITIALIZER(MSA_EXT_4),
809 FEAT_GROUP_INITIALIZER(MSA_EXT_5),
6da5c593
JH		 810 FEAT_GROUP_INITIALIZER(MSA_EXT_6),
811 FEAT_GROUP_INITIALIZER(MSA_EXT_7),
812 FEAT_GROUP_INITIALIZER(MSA_EXT_8),
5dacbe23
CB		 813 FEAT_GROUP_INITIALIZER(MSA_EXT_9),
814 FEAT_GROUP_INITIALIZER(MSA_EXT_9_PCKMO),
a5f9ecc4 815 FEAT_GROUP_INITIALIZER(MULTIPLE_EPOCH_PTFF),
d220fabf 816 FEAT_GROUP_INITIALIZER(ENH_SORT),
afc7b866 817 FEAT_GROUP_INITIALIZER(DEFLATE_CONVERSION),
90229ebb
DH		 818};
819
35b4df64
DH		 820#define QEMU_FEAT_INITIALIZER(_name) \
821 { \
822 .name = "S390_FEAT_LIST_QEMU_" #_name, \
823 .bits = \
824 { .data = qemu_##_name, \
825 .len = ARRAY_SIZE(qemu_##_name) }, \
826 }
827
828/*******************************
829 * QEMU (CPU model) features
830 *******************************/
831static FeatGroupDefSpec QemuFeatDef[] = {
832 QEMU_FEAT_INITIALIZER(V2_11),
d646b16b 833 QEMU_FEAT_INITIALIZER(V3_1),
08ef92d5 834 QEMU_FEAT_INITIALIZER(V4_0),
faa40177 835 QEMU_FEAT_INITIALIZER(V4_1),
35b4df64
DH		 836 QEMU_FEAT_INITIALIZER(LATEST),
837 QEMU_FEAT_INITIALIZER(MAX),
838};
839
840
dced7eec
MM		 841static void set_bits(uint64_t list[], BitSpec bits)
842{
843 uint32_t i;
844
845 for (i = 0; i < bits.len; i++) {
846 list[bits.data[i] / 64] |= 1ULL << (bits.data[i] % 64);
847 }
848}
849
caef6243
CB		 850static inline void clear_bit(uint64_t list[], unsigned long nr)
851{
852 list[nr / 64] &= ~(1ULL << (nr % 64));
853}
854
dced7eec
MM		 855static void print_feature_defs(void)
856{
857 uint64_t base_feat[S390_FEAT_MAX / 64 + 1] = {};
858 uint64_t default_feat[S390_FEAT_MAX / 64 + 1] = {};
859 uint64_t full_feat[S390_FEAT_MAX / 64 + 1] = {};
860 int i, j;
861
862 printf("\n/* CPU model feature list data */\n");
863
864 for (i = 0; i < ARRAY_SIZE(CpuFeatDef); i++) {
caef6243
CB		 865 /* With gen15 CSSKE and BPB are deprecated */
866 if (strcmp(CpuFeatDef[i].name, "S390_FEAT_LIST_GEN15_GA1") == 0) {
867 clear_bit(base_feat, S390_FEAT_CONDITIONAL_SSKE);
868 clear_bit(default_feat, S390_FEAT_CONDITIONAL_SSKE);
869 clear_bit(default_feat, S390_FEAT_BPB);
870 }
dced7eec
MM		 871 set_bits(base_feat, CpuFeatDef[i].base_bits);
872 /* add the base to the default features */
873 set_bits(default_feat, CpuFeatDef[i].base_bits);
874 set_bits(default_feat, CpuFeatDef[i].default_bits);
875 /* add the base to the full features */
876 set_bits(full_feat, CpuFeatDef[i].base_bits);
877 set_bits(full_feat, CpuFeatDef[i].full_bits);
878
879 printf("#define %s_BASE\t", CpuFeatDef[i].name);
880 for (j = 0; j < ARRAY_SIZE(base_feat); j++) {
881 printf("0x%016"PRIx64"ULL", base_feat[j]);
882 if (j < ARRAY_SIZE(base_feat) - 1) {
883 printf(",");
884 } else {
885 printf("\n");
886 }
887 }
888 printf("#define %s_DEFAULT\t", CpuFeatDef[i].name);
889 for (j = 0; j < ARRAY_SIZE(default_feat); j++) {
890 printf("0x%016"PRIx64"ULL", default_feat[j]);
891 if (j < ARRAY_SIZE(default_feat) - 1) {
892 printf(",");
893 } else {
894 printf("\n");
895 }
896 }
897 printf("#define %s_FULL\t\t", CpuFeatDef[i].name);
898 for (j = 0; j < ARRAY_SIZE(full_feat); j++) {
899 printf("0x%016"PRIx64"ULL", full_feat[j]);
900 if (j < ARRAY_SIZE(full_feat) - 1) {
901 printf(",");
902 } else {
903 printf("\n");
904 }
905 }
906 }
907}
908
35b4df64
DH		 909static void print_qemu_feature_defs(void)
910{
911 uint64_t feat[S390_FEAT_MAX / 64 + 1] = {};
912 int i, j;
913
914 printf("\n/* QEMU (CPU model) feature list data */\n");
915
916 /* for now we assume that we only add new features */
917 for (i = 0; i < ARRAY_SIZE(QemuFeatDef); i++) {
918 set_bits(feat, QemuFeatDef[i].bits);
919
920 printf("#define %s\t", QemuFeatDef[i].name);
921 for (j = 0; j < ARRAY_SIZE(feat); j++) {
922 printf("0x%016"PRIx64"ULL", feat[j]);
923 if (j < ARRAY_SIZE(feat) - 1) {
924 printf(",");
925 } else {
926 printf("\n");
927 }
928 }
929 }
930}
931
90229ebb
DH		 932static void print_feature_group_defs(void)
933{
934 int i, j;
935
936 printf("\n/* CPU feature group list data */\n");
937
938 for (i = 0; i < ARRAY_SIZE(FeatGroupDef); i++) {
939 uint64_t feat[S390_FEAT_MAX / 64 + 1] = {};
940
941 set_bits(feat, FeatGroupDef[i].bits);
942 printf("#define %s\t", FeatGroupDef[i].name);
943 for (j = 0; j < ARRAY_SIZE(feat); j++) {
944 printf("0x%016"PRIx64"ULL", feat[j]);
945 if (j < ARRAY_SIZE(feat) - 1) {
946 printf(",");
947 } else {
948 printf("\n");
949 }
950 }
951 }
952}
953
a5f9ecc4
MM		 954static void print_feature_group_enum_type(void)
955{
956 int i;
957
958 printf("\n/* CPU feature group enum type */\n"
959 "typedef enum {\n");
960 for (i = 0; i < ARRAY_SIZE(FeatGroupDef); i++) {
961 printf("\t%s,\n", FeatGroupDef[i].enum_name);
962 }
963 printf("\tS390_FEAT_GROUP_MAX,\n"
964 "} S390FeatGroup;\n");
965}
966
dced7eec
MM		 967int main(int argc, char *argv[])
968{
969 printf("/*\n"
970 " * AUTOMATICALLY GENERATED, DO NOT MODIFY HERE, EDIT\n"
971 " * SOURCE FILE \"%s\" INSTEAD.\n"
972 " *\n"
973 " * Copyright %s IBM Corp.\n"
974 " *\n"
975 " * This work is licensed under the terms of the GNU GPL, "
976 "version 2 or (at\n * your option) any later version. See "
977 "the COPYING file in the top-level\n * directory.\n"
978 " */\n\n"
979 "#ifndef %s\n#define %s\n", __FILE__, _YEARS, _NAME_H, _NAME_H);
980 print_feature_defs();
90229ebb 981 print_feature_group_defs();
35b4df64 982 print_qemu_feature_defs();
a5f9ecc4 983 print_feature_group_enum_type();
dced7eec
MM		 984 printf("\n#endif\n");
985 return 0;
986}
QEMU mirror