]> git.proxmox.com Git - mirror_qemu.git/blame - target/sh4/gdbstub.c
include/qemu: Add TCGCPUOps typedef to typedefs.h
[mirror_qemu.git] / target / sh4 / gdbstub.c
CommitLineData
2f937732
AF
1/*
2 * SuperH gdb server stub
3 *
4 * Copyright (c) 2003-2005 Fabrice Bellard
5 * Copyright (c) 2013 SUSE LINUX Products GmbH
6 *
7 * This library is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU Lesser General Public
9 * License as published by the Free Software Foundation; either
6faf2b6c 10 * version 2.1 of the License, or (at your option) any later version.
2f937732
AF
11 *
12 * This library is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
15 * Lesser General Public License for more details.
16 *
17 * You should have received a copy of the GNU Lesser General Public
18 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
19 */
9d4c9946 20#include "qemu/osdep.h"
33c11879 21#include "cpu.h"
4ea5fe99 22#include "gdbstub/helpers.h"
2f937732
AF
23
24/* Hint: Use "set architecture sh4" in GDB to see fpu registers */
25/* FIXME: We should use XML for this. */
26
a010bdbe 27int superh_cpu_gdb_read_register(CPUState *cs, GByteArray *mem_buf, int n)
2f937732 28{
5b50e790
AF
29 SuperHCPU *cpu = SUPERH_CPU(cs);
30 CPUSH4State *env = &cpu->env;
31
2f937732
AF
32 switch (n) {
33 case 0 ... 7:
5ed9a259 34 if ((env->sr & (1u << SR_MD)) && (env->sr & (1u << SR_RB))) {
986a2998 35 return gdb_get_regl(mem_buf, env->gregs[n + 16]);
2f937732 36 } else {
986a2998 37 return gdb_get_regl(mem_buf, env->gregs[n]);
2f937732
AF
38 }
39 case 8 ... 15:
986a2998 40 return gdb_get_regl(mem_buf, env->gregs[n]);
2f937732 41 case 16:
986a2998 42 return gdb_get_regl(mem_buf, env->pc);
2f937732 43 case 17:
986a2998 44 return gdb_get_regl(mem_buf, env->pr);
2f937732 45 case 18:
986a2998 46 return gdb_get_regl(mem_buf, env->gbr);
2f937732 47 case 19:
986a2998 48 return gdb_get_regl(mem_buf, env->vbr);
2f937732 49 case 20:
986a2998 50 return gdb_get_regl(mem_buf, env->mach);
2f937732 51 case 21:
986a2998 52 return gdb_get_regl(mem_buf, env->macl);
2f937732 53 case 22:
34086945 54 return gdb_get_regl(mem_buf, cpu_read_sr(env));
2f937732 55 case 23:
986a2998 56 return gdb_get_regl(mem_buf, env->fpul);
2f937732 57 case 24:
986a2998 58 return gdb_get_regl(mem_buf, env->fpscr);
2f937732
AF
59 case 25 ... 40:
60 if (env->fpscr & FPSCR_FR) {
d20711bd 61 return gdb_get_reg32(mem_buf, env->fregs[n - 9]);
2f937732 62 }
d20711bd 63 return gdb_get_reg32(mem_buf, env->fregs[n - 25]);
2f937732 64 case 41:
986a2998 65 return gdb_get_regl(mem_buf, env->ssr);
2f937732 66 case 42:
986a2998 67 return gdb_get_regl(mem_buf, env->spc);
2f937732 68 case 43 ... 50:
986a2998 69 return gdb_get_regl(mem_buf, env->gregs[n - 43]);
2f937732 70 case 51 ... 58:
986a2998 71 return gdb_get_regl(mem_buf, env->gregs[n - (51 - 16)]);
2f937732
AF
72 }
73
74 return 0;
75}
76
5b50e790 77int superh_cpu_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)
2f937732 78{
5b50e790
AF
79 SuperHCPU *cpu = SUPERH_CPU(cs);
80 CPUSH4State *env = &cpu->env;
81
2f937732
AF
82 switch (n) {
83 case 0 ... 7:
5ed9a259 84 if ((env->sr & (1u << SR_MD)) && (env->sr & (1u << SR_RB))) {
2f937732
AF
85 env->gregs[n + 16] = ldl_p(mem_buf);
86 } else {
87 env->gregs[n] = ldl_p(mem_buf);
88 }
89 break;
90 case 8 ... 15:
91 env->gregs[n] = ldl_p(mem_buf);
92 break;
93 case 16:
94 env->pc = ldl_p(mem_buf);
95 break;
96 case 17:
97 env->pr = ldl_p(mem_buf);
98 break;
99 case 18:
100 env->gbr = ldl_p(mem_buf);
101 break;
102 case 19:
103 env->vbr = ldl_p(mem_buf);
104 break;
105 case 20:
106 env->mach = ldl_p(mem_buf);
107 break;
108 case 21:
109 env->macl = ldl_p(mem_buf);
110 break;
111 case 22:
34086945 112 cpu_write_sr(env, ldl_p(mem_buf));
2f937732
AF
113 break;
114 case 23:
115 env->fpul = ldl_p(mem_buf);
116 break;
117 case 24:
118 env->fpscr = ldl_p(mem_buf);
119 break;
120 case 25 ... 40:
121 if (env->fpscr & FPSCR_FR) {
d20711bd 122 env->fregs[n - 9] = ldl_p(mem_buf);
2f937732 123 } else {
d20711bd 124 env->fregs[n - 25] = ldl_p(mem_buf);
2f937732
AF
125 }
126 break;
127 case 41:
128 env->ssr = ldl_p(mem_buf);
129 break;
130 case 42:
131 env->spc = ldl_p(mem_buf);
132 break;
133 case 43 ... 50:
134 env->gregs[n - 43] = ldl_p(mem_buf);
135 break;
136 case 51 ... 58:
137 env->gregs[n - (51 - 16)] = ldl_p(mem_buf);
138 break;
139 default:
140 return 0;
141 }
142
143 return 4;
144}