]> git.proxmox.com Git - mirror_qemu.git/blame - target-alpha/cpu.c
iscsi: add logical block provisioning information to iscsilun
[mirror_qemu.git] / target-alpha / cpu.c
CommitLineData
25ebd80f
AF
1/*
2 * QEMU Alpha CPU
3 *
9444006f 4 * Copyright (c) 2007 Jocelyn Mayer
25ebd80f
AF
5 * Copyright (c) 2012 SUSE LINUX Products GmbH
6 *
7 * This library is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU Lesser General Public
9 * License as published by the Free Software Foundation; either
10 * version 2.1 of the License, or (at your option) any later version.
11 *
12 * This library is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
15 * Lesser General Public License for more details.
16 *
17 * You should have received a copy of the GNU Lesser General Public
18 * License along with this library; if not, see
19 * <http://www.gnu.org/licenses/lgpl-2.1.html>
20 */
21
3993c6bd 22#include "cpu.h"
25ebd80f 23#include "qemu-common.h"
fe31e737 24#include "migration/vmstate.h"
25ebd80f
AF
25
26
f45748f1
AF
27static void alpha_cpu_set_pc(CPUState *cs, vaddr value)
28{
29 AlphaCPU *cpu = ALPHA_CPU(cs);
30
31 cpu->env.pc = value;
32}
33
bd1b2828 34static void alpha_cpu_realizefn(DeviceState *dev, Error **errp)
0c28246f 35{
14a10fc3 36 CPUState *cs = CPU(dev);
bd1b2828 37 AlphaCPUClass *acc = ALPHA_CPU_GET_CLASS(dev);
0c28246f 38
14a10fc3
AF
39 qemu_init_vcpu(cs);
40
bd1b2828 41 acc->parent_realize(dev, errp);
0c28246f
AF
42}
43
494342b3
AF
44/* Sort alphabetically by type name. */
45static gint alpha_cpu_list_compare(gconstpointer a, gconstpointer b)
46{
47 ObjectClass *class_a = (ObjectClass *)a;
48 ObjectClass *class_b = (ObjectClass *)b;
49 const char *name_a, *name_b;
50
51 name_a = object_class_get_name(class_a);
52 name_b = object_class_get_name(class_b);
53 return strcmp(name_a, name_b);
54}
55
56static void alpha_cpu_list_entry(gpointer data, gpointer user_data)
57{
58 ObjectClass *oc = data;
92a31361 59 CPUListState *s = user_data;
494342b3
AF
60
61 (*s->cpu_fprintf)(s->file, " %s\n",
62 object_class_get_name(oc));
63}
64
65void alpha_cpu_list(FILE *f, fprintf_function cpu_fprintf)
66{
92a31361 67 CPUListState s = {
494342b3
AF
68 .file = f,
69 .cpu_fprintf = cpu_fprintf,
70 };
71 GSList *list;
72
73 list = object_class_get_list(TYPE_ALPHA_CPU, false);
74 list = g_slist_sort(list, alpha_cpu_list_compare);
75 (*cpu_fprintf)(f, "Available CPUs:\n");
76 g_slist_foreach(list, alpha_cpu_list_entry, &s);
77 g_slist_free(list);
78}
79
0c28246f
AF
80/* Models */
81
82#define TYPE(model) model "-" TYPE_ALPHA_CPU
83
84typedef struct AlphaCPUAlias {
85 const char *alias;
86 const char *typename;
87} AlphaCPUAlias;
88
89static const AlphaCPUAlias alpha_cpu_aliases[] = {
90 { "21064", TYPE("ev4") },
91 { "21164", TYPE("ev5") },
92 { "21164a", TYPE("ev56") },
93 { "21164pc", TYPE("pca56") },
94 { "21264", TYPE("ev6") },
95 { "21264a", TYPE("ev67") },
96};
97
98static ObjectClass *alpha_cpu_class_by_name(const char *cpu_model)
99{
100 ObjectClass *oc = NULL;
101 char *typename;
102 int i;
103
104 if (cpu_model == NULL) {
105 return NULL;
106 }
107
108 oc = object_class_by_name(cpu_model);
a120c287
AF
109 if (oc != NULL && object_class_dynamic_cast(oc, TYPE_ALPHA_CPU) != NULL &&
110 !object_class_is_abstract(oc)) {
0c28246f
AF
111 return oc;
112 }
113
114 for (i = 0; i < ARRAY_SIZE(alpha_cpu_aliases); i++) {
115 if (strcmp(cpu_model, alpha_cpu_aliases[i].alias) == 0) {
116 oc = object_class_by_name(alpha_cpu_aliases[i].typename);
a120c287 117 assert(oc != NULL && !object_class_is_abstract(oc));
0c28246f
AF
118 return oc;
119 }
120 }
121
122 typename = g_strdup_printf("%s-" TYPE_ALPHA_CPU, cpu_model);
123 oc = object_class_by_name(typename);
124 g_free(typename);
a120c287
AF
125 if (oc != NULL && object_class_is_abstract(oc)) {
126 oc = NULL;
127 }
0c28246f
AF
128 return oc;
129}
130
131AlphaCPU *cpu_alpha_init(const char *cpu_model)
132{
133 AlphaCPU *cpu;
134 CPUAlphaState *env;
135 ObjectClass *cpu_class;
136
137 cpu_class = alpha_cpu_class_by_name(cpu_model);
138 if (cpu_class == NULL) {
139 /* Default to ev67; no reason not to emulate insns by default. */
140 cpu_class = object_class_by_name(TYPE("ev67"));
141 }
142 cpu = ALPHA_CPU(object_new(object_class_get_name(cpu_class)));
143 env = &cpu->env;
144
145 env->cpu_model_str = cpu_model;
146
bd1b2828
AF
147 object_property_set_bool(OBJECT(cpu), true, "realized", NULL);
148
0c28246f
AF
149 return cpu;
150}
151
152static void ev4_cpu_initfn(Object *obj)
153{
154 AlphaCPU *cpu = ALPHA_CPU(obj);
155 CPUAlphaState *env = &cpu->env;
156
157 env->implver = IMPLVER_2106x;
158}
159
160static const TypeInfo ev4_cpu_type_info = {
161 .name = TYPE("ev4"),
162 .parent = TYPE_ALPHA_CPU,
163 .instance_init = ev4_cpu_initfn,
164};
165
166static void ev5_cpu_initfn(Object *obj)
167{
168 AlphaCPU *cpu = ALPHA_CPU(obj);
169 CPUAlphaState *env = &cpu->env;
170
171 env->implver = IMPLVER_21164;
172}
173
174static const TypeInfo ev5_cpu_type_info = {
175 .name = TYPE("ev5"),
176 .parent = TYPE_ALPHA_CPU,
177 .instance_init = ev5_cpu_initfn,
178};
179
180static void ev56_cpu_initfn(Object *obj)
181{
182 AlphaCPU *cpu = ALPHA_CPU(obj);
183 CPUAlphaState *env = &cpu->env;
184
185 env->amask |= AMASK_BWX;
186}
187
188static const TypeInfo ev56_cpu_type_info = {
189 .name = TYPE("ev56"),
190 .parent = TYPE("ev5"),
191 .instance_init = ev56_cpu_initfn,
192};
193
194static void pca56_cpu_initfn(Object *obj)
195{
196 AlphaCPU *cpu = ALPHA_CPU(obj);
197 CPUAlphaState *env = &cpu->env;
198
199 env->amask |= AMASK_MVI;
200}
201
202static const TypeInfo pca56_cpu_type_info = {
203 .name = TYPE("pca56"),
204 .parent = TYPE("ev56"),
205 .instance_init = pca56_cpu_initfn,
206};
207
208static void ev6_cpu_initfn(Object *obj)
209{
210 AlphaCPU *cpu = ALPHA_CPU(obj);
211 CPUAlphaState *env = &cpu->env;
212
213 env->implver = IMPLVER_21264;
214 env->amask = AMASK_BWX | AMASK_FIX | AMASK_MVI | AMASK_TRAP;
215}
216
217static const TypeInfo ev6_cpu_type_info = {
218 .name = TYPE("ev6"),
219 .parent = TYPE_ALPHA_CPU,
220 .instance_init = ev6_cpu_initfn,
221};
222
223static void ev67_cpu_initfn(Object *obj)
224{
225 AlphaCPU *cpu = ALPHA_CPU(obj);
226 CPUAlphaState *env = &cpu->env;
227
228 env->amask |= AMASK_CIX | AMASK_PREFETCH;
229}
230
231static const TypeInfo ev67_cpu_type_info = {
232 .name = TYPE("ev67"),
233 .parent = TYPE("ev6"),
234 .instance_init = ev67_cpu_initfn,
235};
236
237static const TypeInfo ev68_cpu_type_info = {
238 .name = TYPE("ev68"),
239 .parent = TYPE("ev67"),
240};
241
9444006f
AF
242static void alpha_cpu_initfn(Object *obj)
243{
c05efcb1 244 CPUState *cs = CPU(obj);
9444006f
AF
245 AlphaCPU *cpu = ALPHA_CPU(obj);
246 CPUAlphaState *env = &cpu->env;
247
c05efcb1 248 cs->env_ptr = env;
9444006f
AF
249 cpu_exec_init(env);
250 tlb_flush(env, 1);
251
0c28246f
AF
252 alpha_translate_init();
253
9444006f
AF
254#if defined(CONFIG_USER_ONLY)
255 env->ps = PS_USER_MODE;
256 cpu_alpha_store_fpcr(env, (FPCR_INVD | FPCR_DZED | FPCR_OVFD
257 | FPCR_UNFD | FPCR_INED | FPCR_DNOD
258 | FPCR_DYN_NORMAL));
259#endif
260 env->lock_addr = -1;
261 env->fen = 1;
262}
263
2b8c2754
AF
264static void alpha_cpu_class_init(ObjectClass *oc, void *data)
265{
bd1b2828 266 DeviceClass *dc = DEVICE_CLASS(oc);
2b8c2754 267 CPUClass *cc = CPU_CLASS(oc);
bd1b2828
AF
268 AlphaCPUClass *acc = ALPHA_CPU_CLASS(oc);
269
270 acc->parent_realize = dc->realize;
271 dc->realize = alpha_cpu_realizefn;
2b8c2754
AF
272
273 cc->class_by_name = alpha_cpu_class_by_name;
97a8ea5a 274 cc->do_interrupt = alpha_cpu_do_interrupt;
878096ee 275 cc->dump_state = alpha_cpu_dump_state;
f45748f1 276 cc->set_pc = alpha_cpu_set_pc;
5b50e790
AF
277 cc->gdb_read_register = alpha_cpu_gdb_read_register;
278 cc->gdb_write_register = alpha_cpu_gdb_write_register;
00b941e5
AF
279#ifndef CONFIG_USER_ONLY
280 cc->do_unassigned_access = alpha_cpu_unassigned_access;
281 cc->get_phys_page_debug = alpha_cpu_get_phys_page_debug;
282 dc->vmsd = &vmstate_alpha_cpu;
283#endif
a0e372f0 284 cc->gdb_num_core_regs = 67;
2b8c2754
AF
285}
286
25ebd80f
AF
287static const TypeInfo alpha_cpu_type_info = {
288 .name = TYPE_ALPHA_CPU,
289 .parent = TYPE_CPU,
290 .instance_size = sizeof(AlphaCPU),
9444006f 291 .instance_init = alpha_cpu_initfn,
0c28246f 292 .abstract = true,
25ebd80f 293 .class_size = sizeof(AlphaCPUClass),
2b8c2754 294 .class_init = alpha_cpu_class_init,
25ebd80f
AF
295};
296
297static void alpha_cpu_register_types(void)
298{
299 type_register_static(&alpha_cpu_type_info);
0c28246f
AF
300 type_register_static(&ev4_cpu_type_info);
301 type_register_static(&ev5_cpu_type_info);
302 type_register_static(&ev56_cpu_type_info);
303 type_register_static(&pca56_cpu_type_info);
304 type_register_static(&ev6_cpu_type_info);
305 type_register_static(&ev67_cpu_type_info);
306 type_register_static(&ev68_cpu_type_info);
25ebd80f
AF
307}
308
309type_init(alpha_cpu_register_types)