]> git.proxmox.com Git - mirror_qemu.git/blame - target-m68k/op_helper.c
translate-all: Change cpu_restore_state() argument to CPUState
[mirror_qemu.git] / target-m68k / op_helper.c
CommitLineData
0633879f
PB
1/*
2 * M68K helper routines
5fafdf24 3 *
0633879f
PB
4 * Copyright (c) 2007 CodeSourcery
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
8167ee88 17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
0633879f 18 */
3e457172 19#include "cpu.h"
e5e84d22 20#include "helper.h"
0633879f
PB
21
22#if defined(CONFIG_USER_ONLY)
23
97a8ea5a 24void m68k_cpu_do_interrupt(CPUState *cs)
3c688828 25{
27103424 26 cs->exception_index = -1;
3c688828
BS
27}
28
31871141 29void do_interrupt_m68k_hardirq(CPUM68KState *env)
0633879f 30{
0633879f
PB
31}
32
33#else
34
a87295e8
PB
35extern int semihosting_enabled;
36
022c62cb 37#include "exec/softmmu_exec.h"
3e457172 38
0633879f 39#define MMUSUFFIX _mmu
0633879f
PB
40
41#define SHIFT 0
022c62cb 42#include "exec/softmmu_template.h"
0633879f
PB
43
44#define SHIFT 1
022c62cb 45#include "exec/softmmu_template.h"
0633879f
PB
46
47#define SHIFT 2
022c62cb 48#include "exec/softmmu_template.h"
0633879f
PB
49
50#define SHIFT 3
022c62cb 51#include "exec/softmmu_template.h"
0633879f
PB
52
53/* Try to fill the TLB and return an exception if error. If retaddr is
54 NULL, it means that the function was called in C code (i.e. not
55 from generated code or from helper.c) */
d5a11fef 56void tlb_fill(CPUState *cs, target_ulong addr, int is_write, int mmu_idx,
20503968 57 uintptr_t retaddr)
0633879f 58{
0633879f
PB
59 int ret;
60
d5a11fef 61 ret = m68k_cpu_handle_mmu_fault(cs, addr, is_write, mmu_idx);
551bd27f 62 if (unlikely(ret)) {
0633879f
PB
63 if (retaddr) {
64 /* now we have a real cpu fault */
3f38f309 65 cpu_restore_state(cs, retaddr);
0633879f 66 }
5638d180 67 cpu_loop_exit(cs);
0633879f 68 }
0633879f
PB
69}
70
31871141 71static void do_rte(CPUM68KState *env)
0633879f
PB
72{
73 uint32_t sp;
74 uint32_t fmt;
75
76 sp = env->aregs[7];
31871141
BS
77 fmt = cpu_ldl_kernel(env, sp);
78 env->pc = cpu_ldl_kernel(env, sp + 4);
0633879f
PB
79 sp |= (fmt >> 28) & 3;
80 env->sr = fmt & 0xffff;
20dcee94 81 m68k_switch_sp(env);
0633879f
PB
82 env->aregs[7] = sp + 8;
83}
84
31871141 85static void do_interrupt_all(CPUM68KState *env, int is_hw)
0633879f 86{
27103424 87 CPUState *cs = CPU(m68k_env_get_cpu(env));
0633879f
PB
88 uint32_t sp;
89 uint32_t fmt;
90 uint32_t retaddr;
91 uint32_t vector;
92
93 fmt = 0;
94 retaddr = env->pc;
95
96 if (!is_hw) {
27103424 97 switch (cs->exception_index) {
0633879f
PB
98 case EXCP_RTE:
99 /* Return from an exception. */
31871141 100 do_rte(env);
0633879f 101 return;
a87295e8
PB
102 case EXCP_HALT_INSN:
103 if (semihosting_enabled
104 && (env->sr & SR_S) != 0
105 && (env->pc & 3) == 0
31871141
BS
106 && cpu_lduw_code(env, env->pc - 4) == 0x4e71
107 && cpu_ldl_code(env, env->pc) == 0x4e7bf000) {
a87295e8
PB
108 env->pc += 4;
109 do_m68k_semihosting(env, env->dregs[0]);
110 return;
111 }
259186a7 112 cs->halted = 1;
27103424 113 cs->exception_index = EXCP_HLT;
5638d180 114 cpu_loop_exit(cs);
a87295e8 115 return;
0633879f 116 }
27103424
AF
117 if (cs->exception_index >= EXCP_TRAP0
118 && cs->exception_index <= EXCP_TRAP15) {
0633879f
PB
119 /* Move the PC after the trap instruction. */
120 retaddr += 2;
121 }
122 }
123
27103424 124 vector = cs->exception_index << 2;
0633879f 125
0cf5c677
PB
126 sp = env->aregs[7];
127
0633879f
PB
128 fmt |= 0x40000000;
129 fmt |= (sp & 3) << 28;
130 fmt |= vector << 16;
131 fmt |= env->sr;
132
20dcee94
PB
133 env->sr |= SR_S;
134 if (is_hw) {
135 env->sr = (env->sr & ~SR_I) | (env->pending_level << SR_I_SHIFT);
136 env->sr &= ~SR_M;
137 }
138 m68k_switch_sp(env);
139
0633879f
PB
140 /* ??? This could cause MMU faults. */
141 sp &= ~3;
142 sp -= 4;
31871141 143 cpu_stl_kernel(env, sp, retaddr);
0633879f 144 sp -= 4;
31871141 145 cpu_stl_kernel(env, sp, fmt);
0633879f 146 env->aregs[7] = sp;
0633879f 147 /* Jump to vector. */
31871141 148 env->pc = cpu_ldl_kernel(env, env->vbr + vector);
0633879f
PB
149}
150
97a8ea5a 151void m68k_cpu_do_interrupt(CPUState *cs)
3c688828 152{
97a8ea5a
AF
153 M68kCPU *cpu = M68K_CPU(cs);
154 CPUM68KState *env = &cpu->env;
155
31871141 156 do_interrupt_all(env, 0);
3c688828
BS
157}
158
31871141 159void do_interrupt_m68k_hardirq(CPUM68KState *env)
3c688828 160{
31871141 161 do_interrupt_all(env, 1);
3c688828 162}
0633879f 163#endif
e1f3808e 164
31871141 165static void raise_exception(CPUM68KState *env, int tt)
e1f3808e 166{
27103424
AF
167 CPUState *cs = CPU(m68k_env_get_cpu(env));
168
169 cs->exception_index = tt;
5638d180 170 cpu_loop_exit(cs);
e1f3808e
PB
171}
172
31871141 173void HELPER(raise_exception)(CPUM68KState *env, uint32_t tt)
e1f3808e 174{
31871141 175 raise_exception(env, tt);
e1f3808e
PB
176}
177
2b3e3cfe 178void HELPER(divu)(CPUM68KState *env, uint32_t word)
e1f3808e
PB
179{
180 uint32_t num;
181 uint32_t den;
182 uint32_t quot;
183 uint32_t rem;
184 uint32_t flags;
185
186 num = env->div1;
187 den = env->div2;
188 /* ??? This needs to make sure the throwing location is accurate. */
31871141
BS
189 if (den == 0) {
190 raise_exception(env, EXCP_DIV0);
191 }
e1f3808e
PB
192 quot = num / den;
193 rem = num % den;
194 flags = 0;
e1f3808e
PB
195 if (word && quot > 0xffff)
196 flags |= CCF_V;
197 if (quot == 0)
198 flags |= CCF_Z;
199 else if ((int32_t)quot < 0)
200 flags |= CCF_N;
201 env->div1 = quot;
202 env->div2 = rem;
203 env->cc_dest = flags;
204}
205
2b3e3cfe 206void HELPER(divs)(CPUM68KState *env, uint32_t word)
e1f3808e
PB
207{
208 int32_t num;
209 int32_t den;
210 int32_t quot;
211 int32_t rem;
212 int32_t flags;
213
214 num = env->div1;
215 den = env->div2;
31871141
BS
216 if (den == 0) {
217 raise_exception(env, EXCP_DIV0);
218 }
e1f3808e
PB
219 quot = num / den;
220 rem = num % den;
221 flags = 0;
222 if (word && quot != (int16_t)quot)
223 flags |= CCF_V;
224 if (quot == 0)
225 flags |= CCF_Z;
226 else if (quot < 0)
227 flags |= CCF_N;
228 env->div1 = quot;
229 env->div2 = rem;
230 env->cc_dest = flags;
231}