]>
Commit | Line | Data |
---|---|---|
e6e5906b PB |
1 | /* |
2 | * m68k translation | |
5fafdf24 | 3 | * |
0633879f | 4 | * Copyright (c) 2005-2007 CodeSourcery |
e6e5906b PB |
5 | * Written by Paul Brook |
6 | * | |
7 | * This library is free software; you can redistribute it and/or | |
8 | * modify it under the terms of the GNU Lesser General Public | |
9 | * License as published by the Free Software Foundation; either | |
10 | * version 2 of the License, or (at your option) any later version. | |
11 | * | |
12 | * This library is distributed in the hope that it will be useful, | |
13 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
15 | * General Public License for more details. | |
16 | * | |
17 | * You should have received a copy of the GNU Lesser General Public | |
18 | * License along with this library; if not, write to the Free Software | |
fad6cb1a | 19 | * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston MA 02110-1301 USA |
e6e5906b PB |
20 | */ |
21 | #include <stdarg.h> | |
22 | #include <stdlib.h> | |
23 | #include <stdio.h> | |
24 | #include <string.h> | |
25 | #include <inttypes.h> | |
26 | ||
27 | #include "config.h" | |
28 | #include "cpu.h" | |
29 | #include "exec-all.h" | |
30 | #include "disas.h" | |
57fec1fe | 31 | #include "tcg-op.h" |
79383c9c | 32 | #include "qemu-log.h" |
e1f3808e | 33 | |
a7812ae4 | 34 | #include "helpers.h" |
e1f3808e PB |
35 | #define GEN_HELPER 1 |
36 | #include "helpers.h" | |
e6e5906b | 37 | |
0633879f PB |
38 | //#define DEBUG_DISPATCH 1 |
39 | ||
815a6742 | 40 | /* Fake floating point. */ |
815a6742 | 41 | #define tcg_gen_mov_f64 tcg_gen_mov_i64 |
815a6742 | 42 | #define tcg_gen_qemu_ldf64 tcg_gen_qemu_ld64 |
815a6742 | 43 | #define tcg_gen_qemu_stf64 tcg_gen_qemu_st64 |
815a6742 | 44 | |
e1f3808e | 45 | #define DEFO32(name, offset) static TCGv QREG_##name; |
a7812ae4 PB |
46 | #define DEFO64(name, offset) static TCGv_i64 QREG_##name; |
47 | #define DEFF64(name, offset) static TCGv_i64 QREG_##name; | |
e1f3808e PB |
48 | #include "qregs.def" |
49 | #undef DEFO32 | |
50 | #undef DEFO64 | |
51 | #undef DEFF64 | |
52 | ||
a7812ae4 | 53 | static TCGv_ptr cpu_env; |
e1f3808e PB |
54 | |
55 | static char cpu_reg_names[3*8*3 + 5*4]; | |
56 | static TCGv cpu_dregs[8]; | |
57 | static TCGv cpu_aregs[8]; | |
a7812ae4 PB |
58 | static TCGv_i64 cpu_fregs[8]; |
59 | static TCGv_i64 cpu_macc[4]; | |
e1f3808e PB |
60 | |
61 | #define DREG(insn, pos) cpu_dregs[((insn) >> (pos)) & 7] | |
62 | #define AREG(insn, pos) cpu_aregs[((insn) >> (pos)) & 7] | |
63 | #define FREG(insn, pos) cpu_fregs[((insn) >> (pos)) & 7] | |
64 | #define MACREG(acc) cpu_macc[acc] | |
65 | #define QREG_SP cpu_aregs[7] | |
66 | ||
67 | static TCGv NULL_QREG; | |
a7812ae4 | 68 | #define IS_NULL_QREG(t) (TCGV_EQUAL(t, NULL_QREG)) |
e1f3808e PB |
69 | /* Used to distinguish stores from bad addressing modes. */ |
70 | static TCGv store_dummy; | |
71 | ||
2e70f6ef PB |
72 | #include "gen-icount.h" |
73 | ||
e1f3808e PB |
74 | void m68k_tcg_init(void) |
75 | { | |
76 | char *p; | |
77 | int i; | |
78 | ||
a7812ae4 PB |
79 | #define DEFO32(name, offset) QREG_##name = tcg_global_mem_new_i32(TCG_AREG0, offsetof(CPUState, offset), #name); |
80 | #define DEFO64(name, offset) QREG_##name = tcg_global_mem_new_i64(TCG_AREG0, offsetof(CPUState, offset), #name); | |
e1f3808e PB |
81 | #define DEFF64(name, offset) DEFO64(name, offset) |
82 | #include "qregs.def" | |
83 | #undef DEFO32 | |
84 | #undef DEFO64 | |
85 | #undef DEFF64 | |
86 | ||
a7812ae4 | 87 | cpu_env = tcg_global_reg_new_ptr(TCG_AREG0, "env"); |
e1f3808e PB |
88 | |
89 | p = cpu_reg_names; | |
90 | for (i = 0; i < 8; i++) { | |
91 | sprintf(p, "D%d", i); | |
a7812ae4 | 92 | cpu_dregs[i] = tcg_global_mem_new(TCG_AREG0, |
e1f3808e PB |
93 | offsetof(CPUM68KState, dregs[i]), p); |
94 | p += 3; | |
95 | sprintf(p, "A%d", i); | |
a7812ae4 | 96 | cpu_aregs[i] = tcg_global_mem_new(TCG_AREG0, |
e1f3808e PB |
97 | offsetof(CPUM68KState, aregs[i]), p); |
98 | p += 3; | |
99 | sprintf(p, "F%d", i); | |
a7812ae4 | 100 | cpu_fregs[i] = tcg_global_mem_new_i64(TCG_AREG0, |
e1f3808e PB |
101 | offsetof(CPUM68KState, fregs[i]), p); |
102 | p += 3; | |
103 | } | |
104 | for (i = 0; i < 4; i++) { | |
105 | sprintf(p, "ACC%d", i); | |
a7812ae4 | 106 | cpu_macc[i] = tcg_global_mem_new_i64(TCG_AREG0, |
e1f3808e PB |
107 | offsetof(CPUM68KState, macc[i]), p); |
108 | p += 5; | |
109 | } | |
110 | ||
a7812ae4 PB |
111 | NULL_QREG = tcg_global_mem_new(TCG_AREG0, -4, "NULL"); |
112 | store_dummy = tcg_global_mem_new(TCG_AREG0, -8, "NULL"); | |
e1f3808e | 113 | |
a7812ae4 | 114 | #define GEN_HELPER 2 |
e1f3808e PB |
115 | #include "helpers.h" |
116 | } | |
117 | ||
e6e5906b PB |
118 | static inline void qemu_assert(int cond, const char *msg) |
119 | { | |
120 | if (!cond) { | |
121 | fprintf (stderr, "badness: %s\n", msg); | |
122 | abort(); | |
123 | } | |
124 | } | |
125 | ||
126 | /* internal defines */ | |
127 | typedef struct DisasContext { | |
e6dbd3b3 | 128 | CPUM68KState *env; |
510ff0b7 | 129 | target_ulong insn_pc; /* Start of the current instruction. */ |
e6e5906b PB |
130 | target_ulong pc; |
131 | int is_jmp; | |
132 | int cc_op; | |
0633879f | 133 | int user; |
e6e5906b PB |
134 | uint32_t fpcr; |
135 | struct TranslationBlock *tb; | |
136 | int singlestep_enabled; | |
c9bac22c | 137 | int is_mem; |
a7812ae4 PB |
138 | TCGv_i64 mactmp; |
139 | int done_mac; | |
e6e5906b PB |
140 | } DisasContext; |
141 | ||
142 | #define DISAS_JUMP_NEXT 4 | |
143 | ||
0633879f PB |
144 | #if defined(CONFIG_USER_ONLY) |
145 | #define IS_USER(s) 1 | |
146 | #else | |
147 | #define IS_USER(s) s->user | |
148 | #endif | |
149 | ||
e6e5906b PB |
150 | /* XXX: move that elsewhere */ |
151 | /* ??? Fix exceptions. */ | |
152 | static void *gen_throws_exception; | |
153 | #define gen_last_qop NULL | |
154 | ||
e6e5906b PB |
155 | #define OS_BYTE 0 |
156 | #define OS_WORD 1 | |
157 | #define OS_LONG 2 | |
158 | #define OS_SINGLE 4 | |
159 | #define OS_DOUBLE 5 | |
160 | ||
e6e5906b PB |
161 | typedef void (*disas_proc)(DisasContext *, uint16_t); |
162 | ||
0633879f PB |
163 | #ifdef DEBUG_DISPATCH |
164 | #define DISAS_INSN(name) \ | |
165 | static void real_disas_##name (DisasContext *s, uint16_t insn); \ | |
166 | static void disas_##name (DisasContext *s, uint16_t insn) { \ | |
93fcfe39 | 167 | qemu_log("Dispatch " #name "\n"); \ |
0633879f PB |
168 | real_disas_##name(s, insn); } \ |
169 | static void real_disas_##name (DisasContext *s, uint16_t insn) | |
170 | #else | |
e6e5906b PB |
171 | #define DISAS_INSN(name) \ |
172 | static void disas_##name (DisasContext *s, uint16_t insn) | |
0633879f | 173 | #endif |
e6e5906b | 174 | |
e1f3808e PB |
175 | /* FIXME: Remove this. */ |
176 | #define gen_im32(val) tcg_const_i32(val) | |
177 | ||
e6e5906b PB |
178 | /* Generate a load from the specified address. Narrow values are |
179 | sign extended to full register width. */ | |
e1f3808e | 180 | static inline TCGv gen_load(DisasContext * s, int opsize, TCGv addr, int sign) |
e6e5906b | 181 | { |
e1f3808e PB |
182 | TCGv tmp; |
183 | int index = IS_USER(s); | |
c9bac22c | 184 | s->is_mem = 1; |
a7812ae4 | 185 | tmp = tcg_temp_new_i32(); |
e6e5906b PB |
186 | switch(opsize) { |
187 | case OS_BYTE: | |
e6e5906b | 188 | if (sign) |
e1f3808e | 189 | tcg_gen_qemu_ld8s(tmp, addr, index); |
e6e5906b | 190 | else |
e1f3808e | 191 | tcg_gen_qemu_ld8u(tmp, addr, index); |
e6e5906b PB |
192 | break; |
193 | case OS_WORD: | |
e6e5906b | 194 | if (sign) |
e1f3808e | 195 | tcg_gen_qemu_ld16s(tmp, addr, index); |
e6e5906b | 196 | else |
e1f3808e | 197 | tcg_gen_qemu_ld16u(tmp, addr, index); |
e6e5906b PB |
198 | break; |
199 | case OS_LONG: | |
e6e5906b | 200 | case OS_SINGLE: |
a7812ae4 | 201 | tcg_gen_qemu_ld32u(tmp, addr, index); |
e6e5906b PB |
202 | break; |
203 | default: | |
204 | qemu_assert(0, "bad load size"); | |
205 | } | |
206 | gen_throws_exception = gen_last_qop; | |
207 | return tmp; | |
208 | } | |
209 | ||
a7812ae4 PB |
210 | static inline TCGv_i64 gen_load64(DisasContext * s, TCGv addr) |
211 | { | |
212 | TCGv_i64 tmp; | |
213 | int index = IS_USER(s); | |
214 | s->is_mem = 1; | |
215 | tmp = tcg_temp_new_i64(); | |
216 | tcg_gen_qemu_ldf64(tmp, addr, index); | |
217 | gen_throws_exception = gen_last_qop; | |
218 | return tmp; | |
219 | } | |
220 | ||
e6e5906b | 221 | /* Generate a store. */ |
e1f3808e | 222 | static inline void gen_store(DisasContext *s, int opsize, TCGv addr, TCGv val) |
e6e5906b | 223 | { |
e1f3808e | 224 | int index = IS_USER(s); |
c9bac22c | 225 | s->is_mem = 1; |
e6e5906b PB |
226 | switch(opsize) { |
227 | case OS_BYTE: | |
e1f3808e | 228 | tcg_gen_qemu_st8(val, addr, index); |
e6e5906b PB |
229 | break; |
230 | case OS_WORD: | |
e1f3808e | 231 | tcg_gen_qemu_st16(val, addr, index); |
e6e5906b PB |
232 | break; |
233 | case OS_LONG: | |
e6e5906b | 234 | case OS_SINGLE: |
a7812ae4 | 235 | tcg_gen_qemu_st32(val, addr, index); |
e6e5906b PB |
236 | break; |
237 | default: | |
238 | qemu_assert(0, "bad store size"); | |
239 | } | |
240 | gen_throws_exception = gen_last_qop; | |
241 | } | |
242 | ||
a7812ae4 PB |
243 | static inline void gen_store64(DisasContext *s, TCGv addr, TCGv_i64 val) |
244 | { | |
245 | int index = IS_USER(s); | |
246 | s->is_mem = 1; | |
247 | tcg_gen_qemu_stf64(val, addr, index); | |
248 | gen_throws_exception = gen_last_qop; | |
249 | } | |
250 | ||
e1f3808e PB |
251 | typedef enum { |
252 | EA_STORE, | |
253 | EA_LOADU, | |
254 | EA_LOADS | |
255 | } ea_what; | |
256 | ||
e6e5906b PB |
257 | /* Generate an unsigned load if VAL is 0 a signed load if val is -1, |
258 | otherwise generate a store. */ | |
e1f3808e PB |
259 | static TCGv gen_ldst(DisasContext *s, int opsize, TCGv addr, TCGv val, |
260 | ea_what what) | |
e6e5906b | 261 | { |
e1f3808e | 262 | if (what == EA_STORE) { |
0633879f | 263 | gen_store(s, opsize, addr, val); |
e1f3808e | 264 | return store_dummy; |
e6e5906b | 265 | } else { |
e1f3808e | 266 | return gen_load(s, opsize, addr, what == EA_LOADS); |
e6e5906b PB |
267 | } |
268 | } | |
269 | ||
e6dbd3b3 PB |
270 | /* Read a 32-bit immediate constant. */ |
271 | static inline uint32_t read_im32(DisasContext *s) | |
272 | { | |
273 | uint32_t im; | |
274 | im = ((uint32_t)lduw_code(s->pc)) << 16; | |
275 | s->pc += 2; | |
276 | im |= lduw_code(s->pc); | |
277 | s->pc += 2; | |
278 | return im; | |
279 | } | |
280 | ||
281 | /* Calculate and address index. */ | |
e1f3808e | 282 | static TCGv gen_addr_index(uint16_t ext, TCGv tmp) |
e6dbd3b3 | 283 | { |
e1f3808e | 284 | TCGv add; |
e6dbd3b3 PB |
285 | int scale; |
286 | ||
287 | add = (ext & 0x8000) ? AREG(ext, 12) : DREG(ext, 12); | |
288 | if ((ext & 0x800) == 0) { | |
e1f3808e | 289 | tcg_gen_ext16s_i32(tmp, add); |
e6dbd3b3 PB |
290 | add = tmp; |
291 | } | |
292 | scale = (ext >> 9) & 3; | |
293 | if (scale != 0) { | |
e1f3808e | 294 | tcg_gen_shli_i32(tmp, add, scale); |
e6dbd3b3 PB |
295 | add = tmp; |
296 | } | |
297 | return add; | |
298 | } | |
299 | ||
e1f3808e PB |
300 | /* Handle a base + index + displacement effective addresss. |
301 | A NULL_QREG base means pc-relative. */ | |
302 | static TCGv gen_lea_indexed(DisasContext *s, int opsize, TCGv base) | |
e6e5906b | 303 | { |
e6e5906b PB |
304 | uint32_t offset; |
305 | uint16_t ext; | |
e1f3808e PB |
306 | TCGv add; |
307 | TCGv tmp; | |
e6dbd3b3 | 308 | uint32_t bd, od; |
e6e5906b PB |
309 | |
310 | offset = s->pc; | |
0633879f | 311 | ext = lduw_code(s->pc); |
e6e5906b | 312 | s->pc += 2; |
e6dbd3b3 PB |
313 | |
314 | if ((ext & 0x800) == 0 && !m68k_feature(s->env, M68K_FEATURE_WORD_INDEX)) | |
e1f3808e | 315 | return NULL_QREG; |
e6dbd3b3 PB |
316 | |
317 | if (ext & 0x100) { | |
318 | /* full extension word format */ | |
319 | if (!m68k_feature(s->env, M68K_FEATURE_EXT_FULL)) | |
e1f3808e | 320 | return NULL_QREG; |
e6dbd3b3 PB |
321 | |
322 | if ((ext & 0x30) > 0x10) { | |
323 | /* base displacement */ | |
324 | if ((ext & 0x30) == 0x20) { | |
325 | bd = (int16_t)lduw_code(s->pc); | |
326 | s->pc += 2; | |
327 | } else { | |
328 | bd = read_im32(s); | |
329 | } | |
330 | } else { | |
331 | bd = 0; | |
332 | } | |
a7812ae4 | 333 | tmp = tcg_temp_new(); |
e6dbd3b3 PB |
334 | if ((ext & 0x44) == 0) { |
335 | /* pre-index */ | |
336 | add = gen_addr_index(ext, tmp); | |
337 | } else { | |
e1f3808e | 338 | add = NULL_QREG; |
e6dbd3b3 PB |
339 | } |
340 | if ((ext & 0x80) == 0) { | |
341 | /* base not suppressed */ | |
e1f3808e | 342 | if (IS_NULL_QREG(base)) { |
e6dbd3b3 PB |
343 | base = gen_im32(offset + bd); |
344 | bd = 0; | |
345 | } | |
e1f3808e PB |
346 | if (!IS_NULL_QREG(add)) { |
347 | tcg_gen_add_i32(tmp, add, base); | |
e6dbd3b3 PB |
348 | add = tmp; |
349 | } else { | |
350 | add = base; | |
351 | } | |
352 | } | |
e1f3808e | 353 | if (!IS_NULL_QREG(add)) { |
e6dbd3b3 | 354 | if (bd != 0) { |
e1f3808e | 355 | tcg_gen_addi_i32(tmp, add, bd); |
e6dbd3b3 PB |
356 | add = tmp; |
357 | } | |
358 | } else { | |
359 | add = gen_im32(bd); | |
360 | } | |
361 | if ((ext & 3) != 0) { | |
362 | /* memory indirect */ | |
363 | base = gen_load(s, OS_LONG, add, 0); | |
364 | if ((ext & 0x44) == 4) { | |
365 | add = gen_addr_index(ext, tmp); | |
e1f3808e | 366 | tcg_gen_add_i32(tmp, add, base); |
e6dbd3b3 PB |
367 | add = tmp; |
368 | } else { | |
369 | add = base; | |
370 | } | |
371 | if ((ext & 3) > 1) { | |
372 | /* outer displacement */ | |
373 | if ((ext & 3) == 2) { | |
374 | od = (int16_t)lduw_code(s->pc); | |
375 | s->pc += 2; | |
376 | } else { | |
377 | od = read_im32(s); | |
378 | } | |
379 | } else { | |
380 | od = 0; | |
381 | } | |
382 | if (od != 0) { | |
e1f3808e | 383 | tcg_gen_addi_i32(tmp, add, od); |
e6dbd3b3 PB |
384 | add = tmp; |
385 | } | |
386 | } | |
e6e5906b | 387 | } else { |
e6dbd3b3 | 388 | /* brief extension word format */ |
a7812ae4 | 389 | tmp = tcg_temp_new(); |
e6dbd3b3 | 390 | add = gen_addr_index(ext, tmp); |
e1f3808e PB |
391 | if (!IS_NULL_QREG(base)) { |
392 | tcg_gen_add_i32(tmp, add, base); | |
e6dbd3b3 | 393 | if ((int8_t)ext) |
e1f3808e | 394 | tcg_gen_addi_i32(tmp, tmp, (int8_t)ext); |
e6dbd3b3 | 395 | } else { |
e1f3808e | 396 | tcg_gen_addi_i32(tmp, add, offset + (int8_t)ext); |
e6dbd3b3 PB |
397 | } |
398 | add = tmp; | |
e6e5906b | 399 | } |
e6dbd3b3 | 400 | return add; |
e6e5906b PB |
401 | } |
402 | ||
e6e5906b PB |
403 | /* Update the CPU env CC_OP state. */ |
404 | static inline void gen_flush_cc_op(DisasContext *s) | |
405 | { | |
406 | if (s->cc_op != CC_OP_DYNAMIC) | |
e1f3808e | 407 | tcg_gen_movi_i32(QREG_CC_OP, s->cc_op); |
e6e5906b PB |
408 | } |
409 | ||
410 | /* Evaluate all the CC flags. */ | |
411 | static inline void gen_flush_flags(DisasContext *s) | |
412 | { | |
413 | if (s->cc_op == CC_OP_FLAGS) | |
414 | return; | |
0cf5c677 | 415 | gen_flush_cc_op(s); |
e1f3808e | 416 | gen_helper_flush_flags(cpu_env, QREG_CC_OP); |
e6e5906b PB |
417 | s->cc_op = CC_OP_FLAGS; |
418 | } | |
419 | ||
e1f3808e PB |
420 | static void gen_logic_cc(DisasContext *s, TCGv val) |
421 | { | |
422 | tcg_gen_mov_i32(QREG_CC_DEST, val); | |
423 | s->cc_op = CC_OP_LOGIC; | |
424 | } | |
425 | ||
426 | static void gen_update_cc_add(TCGv dest, TCGv src) | |
427 | { | |
428 | tcg_gen_mov_i32(QREG_CC_DEST, dest); | |
429 | tcg_gen_mov_i32(QREG_CC_SRC, src); | |
430 | } | |
431 | ||
e6e5906b PB |
432 | static inline int opsize_bytes(int opsize) |
433 | { | |
434 | switch (opsize) { | |
435 | case OS_BYTE: return 1; | |
436 | case OS_WORD: return 2; | |
437 | case OS_LONG: return 4; | |
438 | case OS_SINGLE: return 4; | |
439 | case OS_DOUBLE: return 8; | |
440 | default: | |
441 | qemu_assert(0, "bad operand size"); | |
1ed1a787 | 442 | return 0; |
e6e5906b PB |
443 | } |
444 | } | |
445 | ||
446 | /* Assign value to a register. If the width is less than the register width | |
447 | only the low part of the register is set. */ | |
e1f3808e | 448 | static void gen_partset_reg(int opsize, TCGv reg, TCGv val) |
e6e5906b | 449 | { |
e1f3808e | 450 | TCGv tmp; |
e6e5906b PB |
451 | switch (opsize) { |
452 | case OS_BYTE: | |
e1f3808e | 453 | tcg_gen_andi_i32(reg, reg, 0xffffff00); |
a7812ae4 | 454 | tmp = tcg_temp_new(); |
e1f3808e PB |
455 | tcg_gen_ext8u_i32(tmp, val); |
456 | tcg_gen_or_i32(reg, reg, tmp); | |
e6e5906b PB |
457 | break; |
458 | case OS_WORD: | |
e1f3808e | 459 | tcg_gen_andi_i32(reg, reg, 0xffff0000); |
a7812ae4 | 460 | tmp = tcg_temp_new(); |
e1f3808e PB |
461 | tcg_gen_ext16u_i32(tmp, val); |
462 | tcg_gen_or_i32(reg, reg, tmp); | |
e6e5906b PB |
463 | break; |
464 | case OS_LONG: | |
e6e5906b | 465 | case OS_SINGLE: |
a7812ae4 | 466 | tcg_gen_mov_i32(reg, val); |
e6e5906b PB |
467 | break; |
468 | default: | |
469 | qemu_assert(0, "Bad operand size"); | |
470 | break; | |
471 | } | |
472 | } | |
473 | ||
474 | /* Sign or zero extend a value. */ | |
e1f3808e | 475 | static inline TCGv gen_extend(TCGv val, int opsize, int sign) |
e6e5906b | 476 | { |
e1f3808e | 477 | TCGv tmp; |
e6e5906b PB |
478 | |
479 | switch (opsize) { | |
480 | case OS_BYTE: | |
a7812ae4 | 481 | tmp = tcg_temp_new(); |
e6e5906b | 482 | if (sign) |
e1f3808e | 483 | tcg_gen_ext8s_i32(tmp, val); |
e6e5906b | 484 | else |
e1f3808e | 485 | tcg_gen_ext8u_i32(tmp, val); |
e6e5906b PB |
486 | break; |
487 | case OS_WORD: | |
a7812ae4 | 488 | tmp = tcg_temp_new(); |
e6e5906b | 489 | if (sign) |
e1f3808e | 490 | tcg_gen_ext16s_i32(tmp, val); |
e6e5906b | 491 | else |
e1f3808e | 492 | tcg_gen_ext16u_i32(tmp, val); |
e6e5906b PB |
493 | break; |
494 | case OS_LONG: | |
e6e5906b | 495 | case OS_SINGLE: |
a7812ae4 | 496 | tmp = val; |
e6e5906b PB |
497 | break; |
498 | default: | |
499 | qemu_assert(0, "Bad operand size"); | |
500 | } | |
501 | return tmp; | |
502 | } | |
503 | ||
504 | /* Generate code for an "effective address". Does not adjust the base | |
1addc7c5 | 505 | register for autoincrement addressing modes. */ |
e1f3808e | 506 | static TCGv gen_lea(DisasContext *s, uint16_t insn, int opsize) |
e6e5906b | 507 | { |
e1f3808e PB |
508 | TCGv reg; |
509 | TCGv tmp; | |
e6e5906b PB |
510 | uint16_t ext; |
511 | uint32_t offset; | |
512 | ||
e6e5906b PB |
513 | switch ((insn >> 3) & 7) { |
514 | case 0: /* Data register direct. */ | |
515 | case 1: /* Address register direct. */ | |
e1f3808e | 516 | return NULL_QREG; |
e6e5906b PB |
517 | case 2: /* Indirect register */ |
518 | case 3: /* Indirect postincrement. */ | |
e1f3808e | 519 | return AREG(insn, 0); |
e6e5906b | 520 | case 4: /* Indirect predecrememnt. */ |
e1f3808e | 521 | reg = AREG(insn, 0); |
a7812ae4 | 522 | tmp = tcg_temp_new(); |
e1f3808e | 523 | tcg_gen_subi_i32(tmp, reg, opsize_bytes(opsize)); |
e6e5906b PB |
524 | return tmp; |
525 | case 5: /* Indirect displacement. */ | |
e1f3808e | 526 | reg = AREG(insn, 0); |
a7812ae4 | 527 | tmp = tcg_temp_new(); |
0633879f | 528 | ext = lduw_code(s->pc); |
e6e5906b | 529 | s->pc += 2; |
e1f3808e | 530 | tcg_gen_addi_i32(tmp, reg, (int16_t)ext); |
e6e5906b PB |
531 | return tmp; |
532 | case 6: /* Indirect index + displacement. */ | |
e1f3808e | 533 | reg = AREG(insn, 0); |
e6e5906b PB |
534 | return gen_lea_indexed(s, opsize, reg); |
535 | case 7: /* Other */ | |
e1f3808e | 536 | switch (insn & 7) { |
e6e5906b | 537 | case 0: /* Absolute short. */ |
0633879f | 538 | offset = ldsw_code(s->pc); |
e6e5906b PB |
539 | s->pc += 2; |
540 | return gen_im32(offset); | |
541 | case 1: /* Absolute long. */ | |
542 | offset = read_im32(s); | |
543 | return gen_im32(offset); | |
544 | case 2: /* pc displacement */ | |
a7812ae4 | 545 | tmp = tcg_temp_new(); |
e6e5906b | 546 | offset = s->pc; |
0633879f | 547 | offset += ldsw_code(s->pc); |
e6e5906b PB |
548 | s->pc += 2; |
549 | return gen_im32(offset); | |
550 | case 3: /* pc index+displacement. */ | |
e1f3808e | 551 | return gen_lea_indexed(s, opsize, NULL_QREG); |
e6e5906b PB |
552 | case 4: /* Immediate. */ |
553 | default: | |
e1f3808e | 554 | return NULL_QREG; |
e6e5906b PB |
555 | } |
556 | } | |
557 | /* Should never happen. */ | |
e1f3808e | 558 | return NULL_QREG; |
e6e5906b PB |
559 | } |
560 | ||
561 | /* Helper function for gen_ea. Reuse the computed address between the | |
562 | for read/write operands. */ | |
e1f3808e PB |
563 | static inline TCGv gen_ea_once(DisasContext *s, uint16_t insn, int opsize, |
564 | TCGv val, TCGv *addrp, ea_what what) | |
e6e5906b | 565 | { |
e1f3808e | 566 | TCGv tmp; |
e6e5906b | 567 | |
e1f3808e | 568 | if (addrp && what == EA_STORE) { |
e6e5906b PB |
569 | tmp = *addrp; |
570 | } else { | |
571 | tmp = gen_lea(s, insn, opsize); | |
e1f3808e PB |
572 | if (IS_NULL_QREG(tmp)) |
573 | return tmp; | |
e6e5906b PB |
574 | if (addrp) |
575 | *addrp = tmp; | |
576 | } | |
e1f3808e | 577 | return gen_ldst(s, opsize, tmp, val, what); |
e6e5906b PB |
578 | } |
579 | ||
580 | /* Generate code to load/store a value ito/from an EA. If VAL > 0 this is | |
581 | a write otherwise it is a read (0 == sign extend, -1 == zero extend). | |
582 | ADDRP is non-null for readwrite operands. */ | |
e1f3808e PB |
583 | static TCGv gen_ea(DisasContext *s, uint16_t insn, int opsize, TCGv val, |
584 | TCGv *addrp, ea_what what) | |
e6e5906b | 585 | { |
e1f3808e PB |
586 | TCGv reg; |
587 | TCGv result; | |
e6e5906b PB |
588 | uint32_t offset; |
589 | ||
e6e5906b PB |
590 | switch ((insn >> 3) & 7) { |
591 | case 0: /* Data register direct. */ | |
e1f3808e PB |
592 | reg = DREG(insn, 0); |
593 | if (what == EA_STORE) { | |
e6e5906b | 594 | gen_partset_reg(opsize, reg, val); |
e1f3808e | 595 | return store_dummy; |
e6e5906b | 596 | } else { |
e1f3808e | 597 | return gen_extend(reg, opsize, what == EA_LOADS); |
e6e5906b PB |
598 | } |
599 | case 1: /* Address register direct. */ | |
e1f3808e PB |
600 | reg = AREG(insn, 0); |
601 | if (what == EA_STORE) { | |
602 | tcg_gen_mov_i32(reg, val); | |
603 | return store_dummy; | |
e6e5906b | 604 | } else { |
e1f3808e | 605 | return gen_extend(reg, opsize, what == EA_LOADS); |
e6e5906b PB |
606 | } |
607 | case 2: /* Indirect register */ | |
e1f3808e PB |
608 | reg = AREG(insn, 0); |
609 | return gen_ldst(s, opsize, reg, val, what); | |
e6e5906b | 610 | case 3: /* Indirect postincrement. */ |
e1f3808e PB |
611 | reg = AREG(insn, 0); |
612 | result = gen_ldst(s, opsize, reg, val, what); | |
e6e5906b PB |
613 | /* ??? This is not exception safe. The instruction may still |
614 | fault after this point. */ | |
e1f3808e PB |
615 | if (what == EA_STORE || !addrp) |
616 | tcg_gen_addi_i32(reg, reg, opsize_bytes(opsize)); | |
e6e5906b PB |
617 | return result; |
618 | case 4: /* Indirect predecrememnt. */ | |
619 | { | |
e1f3808e PB |
620 | TCGv tmp; |
621 | if (addrp && what == EA_STORE) { | |
e6e5906b PB |
622 | tmp = *addrp; |
623 | } else { | |
624 | tmp = gen_lea(s, insn, opsize); | |
e1f3808e PB |
625 | if (IS_NULL_QREG(tmp)) |
626 | return tmp; | |
e6e5906b PB |
627 | if (addrp) |
628 | *addrp = tmp; | |
629 | } | |
e1f3808e | 630 | result = gen_ldst(s, opsize, tmp, val, what); |
e6e5906b PB |
631 | /* ??? This is not exception safe. The instruction may still |
632 | fault after this point. */ | |
e1f3808e PB |
633 | if (what == EA_STORE || !addrp) { |
634 | reg = AREG(insn, 0); | |
635 | tcg_gen_mov_i32(reg, tmp); | |
e6e5906b PB |
636 | } |
637 | } | |
638 | return result; | |
639 | case 5: /* Indirect displacement. */ | |
640 | case 6: /* Indirect index + displacement. */ | |
e1f3808e | 641 | return gen_ea_once(s, insn, opsize, val, addrp, what); |
e6e5906b | 642 | case 7: /* Other */ |
e1f3808e | 643 | switch (insn & 7) { |
e6e5906b PB |
644 | case 0: /* Absolute short. */ |
645 | case 1: /* Absolute long. */ | |
646 | case 2: /* pc displacement */ | |
647 | case 3: /* pc index+displacement. */ | |
e1f3808e | 648 | return gen_ea_once(s, insn, opsize, val, addrp, what); |
e6e5906b PB |
649 | case 4: /* Immediate. */ |
650 | /* Sign extend values for consistency. */ | |
651 | switch (opsize) { | |
652 | case OS_BYTE: | |
e1f3808e | 653 | if (what == EA_LOADS) |
0633879f | 654 | offset = ldsb_code(s->pc + 1); |
e6e5906b | 655 | else |
0633879f | 656 | offset = ldub_code(s->pc + 1); |
e6e5906b PB |
657 | s->pc += 2; |
658 | break; | |
659 | case OS_WORD: | |
e1f3808e | 660 | if (what == EA_LOADS) |
0633879f | 661 | offset = ldsw_code(s->pc); |
e6e5906b | 662 | else |
0633879f | 663 | offset = lduw_code(s->pc); |
e6e5906b PB |
664 | s->pc += 2; |
665 | break; | |
666 | case OS_LONG: | |
667 | offset = read_im32(s); | |
668 | break; | |
669 | default: | |
670 | qemu_assert(0, "Bad immediate operand"); | |
671 | } | |
e1f3808e | 672 | return tcg_const_i32(offset); |
e6e5906b | 673 | default: |
e1f3808e | 674 | return NULL_QREG; |
e6e5906b PB |
675 | } |
676 | } | |
677 | /* Should never happen. */ | |
e1f3808e | 678 | return NULL_QREG; |
e6e5906b PB |
679 | } |
680 | ||
e1f3808e | 681 | /* This generates a conditional branch, clobbering all temporaries. */ |
e6e5906b PB |
682 | static void gen_jmpcc(DisasContext *s, int cond, int l1) |
683 | { | |
e1f3808e | 684 | TCGv tmp; |
e6e5906b | 685 | |
e1f3808e PB |
686 | /* TODO: Optimize compare/branch pairs rather than always flushing |
687 | flag state to CC_OP_FLAGS. */ | |
e6e5906b PB |
688 | gen_flush_flags(s); |
689 | switch (cond) { | |
690 | case 0: /* T */ | |
e1f3808e | 691 | tcg_gen_br(l1); |
e6e5906b PB |
692 | break; |
693 | case 1: /* F */ | |
694 | break; | |
695 | case 2: /* HI (!C && !Z) */ | |
a7812ae4 | 696 | tmp = tcg_temp_new(); |
e1f3808e PB |
697 | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_C | CCF_Z); |
698 | tcg_gen_brcondi_i32(TCG_COND_EQ, tmp, 0, l1); | |
e6e5906b PB |
699 | break; |
700 | case 3: /* LS (C || Z) */ | |
a7812ae4 | 701 | tmp = tcg_temp_new(); |
e1f3808e PB |
702 | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_C | CCF_Z); |
703 | tcg_gen_brcondi_i32(TCG_COND_NE, tmp, 0, l1); | |
e6e5906b PB |
704 | break; |
705 | case 4: /* CC (!C) */ | |
a7812ae4 | 706 | tmp = tcg_temp_new(); |
e1f3808e PB |
707 | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_C); |
708 | tcg_gen_brcondi_i32(TCG_COND_EQ, tmp, 0, l1); | |
e6e5906b PB |
709 | break; |
710 | case 5: /* CS (C) */ | |
a7812ae4 | 711 | tmp = tcg_temp_new(); |
e1f3808e PB |
712 | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_C); |
713 | tcg_gen_brcondi_i32(TCG_COND_NE, tmp, 0, l1); | |
e6e5906b PB |
714 | break; |
715 | case 6: /* NE (!Z) */ | |
a7812ae4 | 716 | tmp = tcg_temp_new(); |
e1f3808e PB |
717 | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_Z); |
718 | tcg_gen_brcondi_i32(TCG_COND_EQ, tmp, 0, l1); | |
e6e5906b PB |
719 | break; |
720 | case 7: /* EQ (Z) */ | |
a7812ae4 | 721 | tmp = tcg_temp_new(); |
e1f3808e PB |
722 | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_Z); |
723 | tcg_gen_brcondi_i32(TCG_COND_NE, tmp, 0, l1); | |
e6e5906b PB |
724 | break; |
725 | case 8: /* VC (!V) */ | |
a7812ae4 | 726 | tmp = tcg_temp_new(); |
e1f3808e PB |
727 | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_V); |
728 | tcg_gen_brcondi_i32(TCG_COND_EQ, tmp, 0, l1); | |
e6e5906b PB |
729 | break; |
730 | case 9: /* VS (V) */ | |
a7812ae4 | 731 | tmp = tcg_temp_new(); |
e1f3808e PB |
732 | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_V); |
733 | tcg_gen_brcondi_i32(TCG_COND_NE, tmp, 0, l1); | |
e6e5906b PB |
734 | break; |
735 | case 10: /* PL (!N) */ | |
a7812ae4 | 736 | tmp = tcg_temp_new(); |
e1f3808e PB |
737 | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_N); |
738 | tcg_gen_brcondi_i32(TCG_COND_EQ, tmp, 0, l1); | |
e6e5906b PB |
739 | break; |
740 | case 11: /* MI (N) */ | |
a7812ae4 | 741 | tmp = tcg_temp_new(); |
e1f3808e PB |
742 | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_N); |
743 | tcg_gen_brcondi_i32(TCG_COND_NE, tmp, 0, l1); | |
e6e5906b PB |
744 | break; |
745 | case 12: /* GE (!(N ^ V)) */ | |
a7812ae4 | 746 | tmp = tcg_temp_new(); |
e1f3808e PB |
747 | assert(CCF_V == (CCF_N >> 2)); |
748 | tcg_gen_shri_i32(tmp, QREG_CC_DEST, 2); | |
749 | tcg_gen_xor_i32(tmp, tmp, QREG_CC_DEST); | |
750 | tcg_gen_andi_i32(tmp, tmp, CCF_V); | |
751 | tcg_gen_brcondi_i32(TCG_COND_EQ, tmp, 0, l1); | |
e6e5906b PB |
752 | break; |
753 | case 13: /* LT (N ^ V) */ | |
a7812ae4 | 754 | tmp = tcg_temp_new(); |
e1f3808e PB |
755 | assert(CCF_V == (CCF_N >> 2)); |
756 | tcg_gen_shri_i32(tmp, QREG_CC_DEST, 2); | |
757 | tcg_gen_xor_i32(tmp, tmp, QREG_CC_DEST); | |
758 | tcg_gen_andi_i32(tmp, tmp, CCF_V); | |
759 | tcg_gen_brcondi_i32(TCG_COND_NE, tmp, 0, l1); | |
e6e5906b PB |
760 | break; |
761 | case 14: /* GT (!(Z || (N ^ V))) */ | |
a7812ae4 | 762 | tmp = tcg_temp_new(); |
e1f3808e PB |
763 | assert(CCF_V == (CCF_N >> 2)); |
764 | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_N); | |
765 | tcg_gen_shri_i32(tmp, tmp, 2); | |
766 | tcg_gen_xor_i32(tmp, tmp, QREG_CC_DEST); | |
767 | tcg_gen_andi_i32(tmp, tmp, CCF_V | CCF_Z); | |
768 | tcg_gen_brcondi_i32(TCG_COND_EQ, tmp, 0, l1); | |
e6e5906b PB |
769 | break; |
770 | case 15: /* LE (Z || (N ^ V)) */ | |
a7812ae4 | 771 | tmp = tcg_temp_new(); |
e1f3808e PB |
772 | assert(CCF_V == (CCF_N >> 2)); |
773 | tcg_gen_andi_i32(tmp, QREG_CC_DEST, CCF_N); | |
774 | tcg_gen_shri_i32(tmp, tmp, 2); | |
775 | tcg_gen_xor_i32(tmp, tmp, QREG_CC_DEST); | |
776 | tcg_gen_andi_i32(tmp, tmp, CCF_V | CCF_Z); | |
777 | tcg_gen_brcondi_i32(TCG_COND_NE, tmp, 0, l1); | |
e6e5906b PB |
778 | break; |
779 | default: | |
780 | /* Should ever happen. */ | |
781 | abort(); | |
782 | } | |
783 | } | |
784 | ||
785 | DISAS_INSN(scc) | |
786 | { | |
787 | int l1; | |
788 | int cond; | |
e1f3808e | 789 | TCGv reg; |
e6e5906b PB |
790 | |
791 | l1 = gen_new_label(); | |
792 | cond = (insn >> 8) & 0xf; | |
793 | reg = DREG(insn, 0); | |
e1f3808e PB |
794 | tcg_gen_andi_i32(reg, reg, 0xffffff00); |
795 | /* This is safe because we modify the reg directly, with no other values | |
796 | live. */ | |
e6e5906b | 797 | gen_jmpcc(s, cond ^ 1, l1); |
e1f3808e | 798 | tcg_gen_ori_i32(reg, reg, 0xff); |
e6e5906b PB |
799 | gen_set_label(l1); |
800 | } | |
801 | ||
0633879f PB |
802 | /* Force a TB lookup after an instruction that changes the CPU state. */ |
803 | static void gen_lookup_tb(DisasContext *s) | |
804 | { | |
805 | gen_flush_cc_op(s); | |
e1f3808e | 806 | tcg_gen_movi_i32(QREG_PC, s->pc); |
0633879f PB |
807 | s->is_jmp = DISAS_UPDATE; |
808 | } | |
809 | ||
e1f3808e PB |
810 | /* Generate a jump to an immediate address. */ |
811 | static void gen_jmp_im(DisasContext *s, uint32_t dest) | |
812 | { | |
813 | gen_flush_cc_op(s); | |
814 | tcg_gen_movi_i32(QREG_PC, dest); | |
815 | s->is_jmp = DISAS_JUMP; | |
816 | } | |
817 | ||
818 | /* Generate a jump to the address in qreg DEST. */ | |
819 | static void gen_jmp(DisasContext *s, TCGv dest) | |
e6e5906b PB |
820 | { |
821 | gen_flush_cc_op(s); | |
e1f3808e | 822 | tcg_gen_mov_i32(QREG_PC, dest); |
e6e5906b PB |
823 | s->is_jmp = DISAS_JUMP; |
824 | } | |
825 | ||
826 | static void gen_exception(DisasContext *s, uint32_t where, int nr) | |
827 | { | |
828 | gen_flush_cc_op(s); | |
e1f3808e PB |
829 | gen_jmp_im(s, where); |
830 | gen_helper_raise_exception(tcg_const_i32(nr)); | |
e6e5906b PB |
831 | } |
832 | ||
510ff0b7 PB |
833 | static inline void gen_addr_fault(DisasContext *s) |
834 | { | |
835 | gen_exception(s, s->insn_pc, EXCP_ADDRESS); | |
836 | } | |
837 | ||
e1f3808e PB |
838 | #define SRC_EA(result, opsize, op_sign, addrp) do { \ |
839 | result = gen_ea(s, insn, opsize, NULL_QREG, addrp, op_sign ? EA_LOADS : EA_LOADU); \ | |
840 | if (IS_NULL_QREG(result)) { \ | |
510ff0b7 PB |
841 | gen_addr_fault(s); \ |
842 | return; \ | |
843 | } \ | |
844 | } while (0) | |
845 | ||
846 | #define DEST_EA(insn, opsize, val, addrp) do { \ | |
e1f3808e PB |
847 | TCGv ea_result = gen_ea(s, insn, opsize, val, addrp, EA_STORE); \ |
848 | if (IS_NULL_QREG(ea_result)) { \ | |
510ff0b7 PB |
849 | gen_addr_fault(s); \ |
850 | return; \ | |
851 | } \ | |
852 | } while (0) | |
853 | ||
e6e5906b PB |
854 | /* Generate a jump to an immediate address. */ |
855 | static void gen_jmp_tb(DisasContext *s, int n, uint32_t dest) | |
856 | { | |
857 | TranslationBlock *tb; | |
858 | ||
859 | tb = s->tb; | |
551bd27f | 860 | if (unlikely(s->singlestep_enabled)) { |
e6e5906b PB |
861 | gen_exception(s, dest, EXCP_DEBUG); |
862 | } else if ((tb->pc & TARGET_PAGE_MASK) == (dest & TARGET_PAGE_MASK) || | |
863 | (s->pc & TARGET_PAGE_MASK) == (dest & TARGET_PAGE_MASK)) { | |
57fec1fe | 864 | tcg_gen_goto_tb(n); |
e1f3808e | 865 | tcg_gen_movi_i32(QREG_PC, dest); |
57fec1fe | 866 | tcg_gen_exit_tb((long)tb + n); |
e6e5906b | 867 | } else { |
e1f3808e | 868 | gen_jmp_im(s, dest); |
57fec1fe | 869 | tcg_gen_exit_tb(0); |
e6e5906b PB |
870 | } |
871 | s->is_jmp = DISAS_TB_JUMP; | |
872 | } | |
873 | ||
874 | DISAS_INSN(undef_mac) | |
875 | { | |
876 | gen_exception(s, s->pc - 2, EXCP_LINEA); | |
877 | } | |
878 | ||
879 | DISAS_INSN(undef_fpu) | |
880 | { | |
881 | gen_exception(s, s->pc - 2, EXCP_LINEF); | |
882 | } | |
883 | ||
884 | DISAS_INSN(undef) | |
885 | { | |
886 | gen_exception(s, s->pc - 2, EXCP_UNSUPPORTED); | |
887 | cpu_abort(cpu_single_env, "Illegal instruction: %04x @ %08x", | |
888 | insn, s->pc - 2); | |
889 | } | |
890 | ||
891 | DISAS_INSN(mulw) | |
892 | { | |
e1f3808e PB |
893 | TCGv reg; |
894 | TCGv tmp; | |
895 | TCGv src; | |
e6e5906b PB |
896 | int sign; |
897 | ||
898 | sign = (insn & 0x100) != 0; | |
899 | reg = DREG(insn, 9); | |
a7812ae4 | 900 | tmp = tcg_temp_new(); |
e6e5906b | 901 | if (sign) |
e1f3808e | 902 | tcg_gen_ext16s_i32(tmp, reg); |
e6e5906b | 903 | else |
e1f3808e PB |
904 | tcg_gen_ext16u_i32(tmp, reg); |
905 | SRC_EA(src, OS_WORD, sign, NULL); | |
906 | tcg_gen_mul_i32(tmp, tmp, src); | |
907 | tcg_gen_mov_i32(reg, tmp); | |
e6e5906b PB |
908 | /* Unlike m68k, coldfire always clears the overflow bit. */ |
909 | gen_logic_cc(s, tmp); | |
910 | } | |
911 | ||
912 | DISAS_INSN(divw) | |
913 | { | |
e1f3808e PB |
914 | TCGv reg; |
915 | TCGv tmp; | |
916 | TCGv src; | |
e6e5906b PB |
917 | int sign; |
918 | ||
919 | sign = (insn & 0x100) != 0; | |
920 | reg = DREG(insn, 9); | |
921 | if (sign) { | |
e1f3808e | 922 | tcg_gen_ext16s_i32(QREG_DIV1, reg); |
e6e5906b | 923 | } else { |
e1f3808e | 924 | tcg_gen_ext16u_i32(QREG_DIV1, reg); |
e6e5906b | 925 | } |
e1f3808e PB |
926 | SRC_EA(src, OS_WORD, sign, NULL); |
927 | tcg_gen_mov_i32(QREG_DIV2, src); | |
e6e5906b | 928 | if (sign) { |
e1f3808e | 929 | gen_helper_divs(cpu_env, tcg_const_i32(1)); |
e6e5906b | 930 | } else { |
e1f3808e | 931 | gen_helper_divu(cpu_env, tcg_const_i32(1)); |
e6e5906b PB |
932 | } |
933 | ||
a7812ae4 PB |
934 | tmp = tcg_temp_new(); |
935 | src = tcg_temp_new(); | |
e1f3808e PB |
936 | tcg_gen_ext16u_i32(tmp, QREG_DIV1); |
937 | tcg_gen_shli_i32(src, QREG_DIV2, 16); | |
938 | tcg_gen_or_i32(reg, tmp, src); | |
e6e5906b PB |
939 | s->cc_op = CC_OP_FLAGS; |
940 | } | |
941 | ||
942 | DISAS_INSN(divl) | |
943 | { | |
e1f3808e PB |
944 | TCGv num; |
945 | TCGv den; | |
946 | TCGv reg; | |
e6e5906b PB |
947 | uint16_t ext; |
948 | ||
0633879f | 949 | ext = lduw_code(s->pc); |
e6e5906b PB |
950 | s->pc += 2; |
951 | if (ext & 0x87f8) { | |
952 | gen_exception(s, s->pc - 4, EXCP_UNSUPPORTED); | |
953 | return; | |
954 | } | |
955 | num = DREG(ext, 12); | |
956 | reg = DREG(ext, 0); | |
e1f3808e | 957 | tcg_gen_mov_i32(QREG_DIV1, num); |
510ff0b7 | 958 | SRC_EA(den, OS_LONG, 0, NULL); |
e1f3808e | 959 | tcg_gen_mov_i32(QREG_DIV2, den); |
e6e5906b | 960 | if (ext & 0x0800) { |
e1f3808e | 961 | gen_helper_divs(cpu_env, tcg_const_i32(0)); |
e6e5906b | 962 | } else { |
e1f3808e | 963 | gen_helper_divu(cpu_env, tcg_const_i32(0)); |
e6e5906b | 964 | } |
e1f3808e | 965 | if ((ext & 7) == ((ext >> 12) & 7)) { |
e6e5906b | 966 | /* div */ |
e1f3808e | 967 | tcg_gen_mov_i32 (reg, QREG_DIV1); |
e6e5906b PB |
968 | } else { |
969 | /* rem */ | |
e1f3808e | 970 | tcg_gen_mov_i32 (reg, QREG_DIV2); |
e6e5906b | 971 | } |
e6e5906b PB |
972 | s->cc_op = CC_OP_FLAGS; |
973 | } | |
974 | ||
975 | DISAS_INSN(addsub) | |
976 | { | |
e1f3808e PB |
977 | TCGv reg; |
978 | TCGv dest; | |
979 | TCGv src; | |
980 | TCGv tmp; | |
981 | TCGv addr; | |
e6e5906b PB |
982 | int add; |
983 | ||
984 | add = (insn & 0x4000) != 0; | |
985 | reg = DREG(insn, 9); | |
a7812ae4 | 986 | dest = tcg_temp_new(); |
e6e5906b | 987 | if (insn & 0x100) { |
510ff0b7 | 988 | SRC_EA(tmp, OS_LONG, 0, &addr); |
e6e5906b PB |
989 | src = reg; |
990 | } else { | |
991 | tmp = reg; | |
510ff0b7 | 992 | SRC_EA(src, OS_LONG, 0, NULL); |
e6e5906b PB |
993 | } |
994 | if (add) { | |
e1f3808e PB |
995 | tcg_gen_add_i32(dest, tmp, src); |
996 | gen_helper_xflag_lt(QREG_CC_X, dest, src); | |
e6e5906b PB |
997 | s->cc_op = CC_OP_ADD; |
998 | } else { | |
e1f3808e PB |
999 | gen_helper_xflag_lt(QREG_CC_X, tmp, src); |
1000 | tcg_gen_sub_i32(dest, tmp, src); | |
e6e5906b PB |
1001 | s->cc_op = CC_OP_SUB; |
1002 | } | |
e1f3808e | 1003 | gen_update_cc_add(dest, src); |
e6e5906b | 1004 | if (insn & 0x100) { |
510ff0b7 | 1005 | DEST_EA(insn, OS_LONG, dest, &addr); |
e6e5906b | 1006 | } else { |
e1f3808e | 1007 | tcg_gen_mov_i32(reg, dest); |
e6e5906b PB |
1008 | } |
1009 | } | |
1010 | ||
1011 | ||
1012 | /* Reverse the order of the bits in REG. */ | |
1013 | DISAS_INSN(bitrev) | |
1014 | { | |
e1f3808e | 1015 | TCGv reg; |
e6e5906b | 1016 | reg = DREG(insn, 0); |
e1f3808e | 1017 | gen_helper_bitrev(reg, reg); |
e6e5906b PB |
1018 | } |
1019 | ||
1020 | DISAS_INSN(bitop_reg) | |
1021 | { | |
1022 | int opsize; | |
1023 | int op; | |
e1f3808e PB |
1024 | TCGv src1; |
1025 | TCGv src2; | |
1026 | TCGv tmp; | |
1027 | TCGv addr; | |
1028 | TCGv dest; | |
e6e5906b PB |
1029 | |
1030 | if ((insn & 0x38) != 0) | |
1031 | opsize = OS_BYTE; | |
1032 | else | |
1033 | opsize = OS_LONG; | |
1034 | op = (insn >> 6) & 3; | |
510ff0b7 | 1035 | SRC_EA(src1, opsize, 0, op ? &addr: NULL); |
e6e5906b | 1036 | src2 = DREG(insn, 9); |
a7812ae4 | 1037 | dest = tcg_temp_new(); |
e6e5906b PB |
1038 | |
1039 | gen_flush_flags(s); | |
a7812ae4 | 1040 | tmp = tcg_temp_new(); |
e6e5906b | 1041 | if (opsize == OS_BYTE) |
e1f3808e | 1042 | tcg_gen_andi_i32(tmp, src2, 7); |
e6e5906b | 1043 | else |
e1f3808e | 1044 | tcg_gen_andi_i32(tmp, src2, 31); |
e6e5906b | 1045 | src2 = tmp; |
a7812ae4 | 1046 | tmp = tcg_temp_new(); |
e1f3808e PB |
1047 | tcg_gen_shr_i32(tmp, src1, src2); |
1048 | tcg_gen_andi_i32(tmp, tmp, 1); | |
1049 | tcg_gen_shli_i32(tmp, tmp, 2); | |
1050 | /* Clear CCF_Z if bit set. */ | |
1051 | tcg_gen_ori_i32(QREG_CC_DEST, QREG_CC_DEST, CCF_Z); | |
1052 | tcg_gen_xor_i32(QREG_CC_DEST, QREG_CC_DEST, tmp); | |
1053 | ||
1054 | tcg_gen_shl_i32(tmp, tcg_const_i32(1), src2); | |
e6e5906b PB |
1055 | switch (op) { |
1056 | case 1: /* bchg */ | |
e1f3808e | 1057 | tcg_gen_xor_i32(dest, src1, tmp); |
e6e5906b PB |
1058 | break; |
1059 | case 2: /* bclr */ | |
e1f3808e PB |
1060 | tcg_gen_not_i32(tmp, tmp); |
1061 | tcg_gen_and_i32(dest, src1, tmp); | |
e6e5906b PB |
1062 | break; |
1063 | case 3: /* bset */ | |
e1f3808e | 1064 | tcg_gen_or_i32(dest, src1, tmp); |
e6e5906b PB |
1065 | break; |
1066 | default: /* btst */ | |
1067 | break; | |
1068 | } | |
1069 | if (op) | |
510ff0b7 | 1070 | DEST_EA(insn, opsize, dest, &addr); |
e6e5906b PB |
1071 | } |
1072 | ||
1073 | DISAS_INSN(sats) | |
1074 | { | |
e1f3808e | 1075 | TCGv reg; |
e6e5906b | 1076 | reg = DREG(insn, 0); |
e6e5906b | 1077 | gen_flush_flags(s); |
e1f3808e PB |
1078 | gen_helper_sats(reg, reg, QREG_CC_DEST); |
1079 | gen_logic_cc(s, reg); | |
e6e5906b PB |
1080 | } |
1081 | ||
e1f3808e | 1082 | static void gen_push(DisasContext *s, TCGv val) |
e6e5906b | 1083 | { |
e1f3808e | 1084 | TCGv tmp; |
e6e5906b | 1085 | |
a7812ae4 | 1086 | tmp = tcg_temp_new(); |
e1f3808e | 1087 | tcg_gen_subi_i32(tmp, QREG_SP, 4); |
0633879f | 1088 | gen_store(s, OS_LONG, tmp, val); |
e1f3808e | 1089 | tcg_gen_mov_i32(QREG_SP, tmp); |
e6e5906b PB |
1090 | } |
1091 | ||
1092 | DISAS_INSN(movem) | |
1093 | { | |
e1f3808e | 1094 | TCGv addr; |
e6e5906b PB |
1095 | int i; |
1096 | uint16_t mask; | |
e1f3808e PB |
1097 | TCGv reg; |
1098 | TCGv tmp; | |
e6e5906b PB |
1099 | int is_load; |
1100 | ||
0633879f | 1101 | mask = lduw_code(s->pc); |
e6e5906b PB |
1102 | s->pc += 2; |
1103 | tmp = gen_lea(s, insn, OS_LONG); | |
e1f3808e | 1104 | if (IS_NULL_QREG(tmp)) { |
510ff0b7 PB |
1105 | gen_addr_fault(s); |
1106 | return; | |
1107 | } | |
a7812ae4 | 1108 | addr = tcg_temp_new(); |
e1f3808e | 1109 | tcg_gen_mov_i32(addr, tmp); |
e6e5906b PB |
1110 | is_load = ((insn & 0x0400) != 0); |
1111 | for (i = 0; i < 16; i++, mask >>= 1) { | |
1112 | if (mask & 1) { | |
1113 | if (i < 8) | |
1114 | reg = DREG(i, 0); | |
1115 | else | |
1116 | reg = AREG(i, 0); | |
1117 | if (is_load) { | |
0633879f | 1118 | tmp = gen_load(s, OS_LONG, addr, 0); |
e1f3808e | 1119 | tcg_gen_mov_i32(reg, tmp); |
e6e5906b | 1120 | } else { |
0633879f | 1121 | gen_store(s, OS_LONG, addr, reg); |
e6e5906b PB |
1122 | } |
1123 | if (mask != 1) | |
e1f3808e | 1124 | tcg_gen_addi_i32(addr, addr, 4); |
e6e5906b PB |
1125 | } |
1126 | } | |
1127 | } | |
1128 | ||
1129 | DISAS_INSN(bitop_im) | |
1130 | { | |
1131 | int opsize; | |
1132 | int op; | |
e1f3808e | 1133 | TCGv src1; |
e6e5906b PB |
1134 | uint32_t mask; |
1135 | int bitnum; | |
e1f3808e PB |
1136 | TCGv tmp; |
1137 | TCGv addr; | |
e6e5906b PB |
1138 | |
1139 | if ((insn & 0x38) != 0) | |
1140 | opsize = OS_BYTE; | |
1141 | else | |
1142 | opsize = OS_LONG; | |
1143 | op = (insn >> 6) & 3; | |
1144 | ||
0633879f | 1145 | bitnum = lduw_code(s->pc); |
e6e5906b PB |
1146 | s->pc += 2; |
1147 | if (bitnum & 0xff00) { | |
1148 | disas_undef(s, insn); | |
1149 | return; | |
1150 | } | |
1151 | ||
510ff0b7 | 1152 | SRC_EA(src1, opsize, 0, op ? &addr: NULL); |
e6e5906b PB |
1153 | |
1154 | gen_flush_flags(s); | |
e6e5906b PB |
1155 | if (opsize == OS_BYTE) |
1156 | bitnum &= 7; | |
1157 | else | |
1158 | bitnum &= 31; | |
1159 | mask = 1 << bitnum; | |
1160 | ||
a7812ae4 | 1161 | tmp = tcg_temp_new(); |
e1f3808e PB |
1162 | assert (CCF_Z == (1 << 2)); |
1163 | if (bitnum > 2) | |
1164 | tcg_gen_shri_i32(tmp, src1, bitnum - 2); | |
1165 | else if (bitnum < 2) | |
1166 | tcg_gen_shli_i32(tmp, src1, 2 - bitnum); | |
e6e5906b | 1167 | else |
e1f3808e PB |
1168 | tcg_gen_mov_i32(tmp, src1); |
1169 | tcg_gen_andi_i32(tmp, tmp, CCF_Z); | |
1170 | /* Clear CCF_Z if bit set. */ | |
1171 | tcg_gen_ori_i32(QREG_CC_DEST, QREG_CC_DEST, CCF_Z); | |
1172 | tcg_gen_xor_i32(QREG_CC_DEST, QREG_CC_DEST, tmp); | |
1173 | if (op) { | |
1174 | switch (op) { | |
1175 | case 1: /* bchg */ | |
1176 | tcg_gen_xori_i32(tmp, src1, mask); | |
1177 | break; | |
1178 | case 2: /* bclr */ | |
1179 | tcg_gen_andi_i32(tmp, src1, ~mask); | |
1180 | break; | |
1181 | case 3: /* bset */ | |
1182 | tcg_gen_ori_i32(tmp, src1, mask); | |
1183 | break; | |
1184 | default: /* btst */ | |
1185 | break; | |
1186 | } | |
1187 | DEST_EA(insn, opsize, tmp, &addr); | |
e6e5906b | 1188 | } |
e6e5906b PB |
1189 | } |
1190 | ||
1191 | DISAS_INSN(arith_im) | |
1192 | { | |
1193 | int op; | |
e1f3808e PB |
1194 | uint32_t im; |
1195 | TCGv src1; | |
1196 | TCGv dest; | |
1197 | TCGv addr; | |
e6e5906b PB |
1198 | |
1199 | op = (insn >> 9) & 7; | |
510ff0b7 | 1200 | SRC_EA(src1, OS_LONG, 0, (op == 6) ? NULL : &addr); |
e1f3808e | 1201 | im = read_im32(s); |
a7812ae4 | 1202 | dest = tcg_temp_new(); |
e6e5906b PB |
1203 | switch (op) { |
1204 | case 0: /* ori */ | |
e1f3808e | 1205 | tcg_gen_ori_i32(dest, src1, im); |
e6e5906b PB |
1206 | gen_logic_cc(s, dest); |
1207 | break; | |
1208 | case 1: /* andi */ | |
e1f3808e | 1209 | tcg_gen_andi_i32(dest, src1, im); |
e6e5906b PB |
1210 | gen_logic_cc(s, dest); |
1211 | break; | |
1212 | case 2: /* subi */ | |
e1f3808e PB |
1213 | tcg_gen_mov_i32(dest, src1); |
1214 | gen_helper_xflag_lt(QREG_CC_X, dest, gen_im32(im)); | |
1215 | tcg_gen_subi_i32(dest, dest, im); | |
1216 | gen_update_cc_add(dest, gen_im32(im)); | |
e6e5906b PB |
1217 | s->cc_op = CC_OP_SUB; |
1218 | break; | |
1219 | case 3: /* addi */ | |
e1f3808e PB |
1220 | tcg_gen_mov_i32(dest, src1); |
1221 | tcg_gen_addi_i32(dest, dest, im); | |
1222 | gen_update_cc_add(dest, gen_im32(im)); | |
1223 | gen_helper_xflag_lt(QREG_CC_X, dest, gen_im32(im)); | |
e6e5906b PB |
1224 | s->cc_op = CC_OP_ADD; |
1225 | break; | |
1226 | case 5: /* eori */ | |
e1f3808e | 1227 | tcg_gen_xori_i32(dest, src1, im); |
e6e5906b PB |
1228 | gen_logic_cc(s, dest); |
1229 | break; | |
1230 | case 6: /* cmpi */ | |
e1f3808e PB |
1231 | tcg_gen_mov_i32(dest, src1); |
1232 | tcg_gen_subi_i32(dest, dest, im); | |
1233 | gen_update_cc_add(dest, gen_im32(im)); | |
e6e5906b PB |
1234 | s->cc_op = CC_OP_SUB; |
1235 | break; | |
1236 | default: | |
1237 | abort(); | |
1238 | } | |
1239 | if (op != 6) { | |
510ff0b7 | 1240 | DEST_EA(insn, OS_LONG, dest, &addr); |
e6e5906b PB |
1241 | } |
1242 | } | |
1243 | ||
1244 | DISAS_INSN(byterev) | |
1245 | { | |
e1f3808e | 1246 | TCGv reg; |
e6e5906b PB |
1247 | |
1248 | reg = DREG(insn, 0); | |
66896cb8 | 1249 | tcg_gen_bswap32_i32(reg, reg); |
e6e5906b PB |
1250 | } |
1251 | ||
1252 | DISAS_INSN(move) | |
1253 | { | |
e1f3808e PB |
1254 | TCGv src; |
1255 | TCGv dest; | |
e6e5906b PB |
1256 | int op; |
1257 | int opsize; | |
1258 | ||
1259 | switch (insn >> 12) { | |
1260 | case 1: /* move.b */ | |
1261 | opsize = OS_BYTE; | |
1262 | break; | |
1263 | case 2: /* move.l */ | |
1264 | opsize = OS_LONG; | |
1265 | break; | |
1266 | case 3: /* move.w */ | |
1267 | opsize = OS_WORD; | |
1268 | break; | |
1269 | default: | |
1270 | abort(); | |
1271 | } | |
e1f3808e | 1272 | SRC_EA(src, opsize, 1, NULL); |
e6e5906b PB |
1273 | op = (insn >> 6) & 7; |
1274 | if (op == 1) { | |
1275 | /* movea */ | |
1276 | /* The value will already have been sign extended. */ | |
1277 | dest = AREG(insn, 9); | |
e1f3808e | 1278 | tcg_gen_mov_i32(dest, src); |
e6e5906b PB |
1279 | } else { |
1280 | /* normal move */ | |
1281 | uint16_t dest_ea; | |
1282 | dest_ea = ((insn >> 9) & 7) | (op << 3); | |
510ff0b7 | 1283 | DEST_EA(dest_ea, opsize, src, NULL); |
e6e5906b PB |
1284 | /* This will be correct because loads sign extend. */ |
1285 | gen_logic_cc(s, src); | |
1286 | } | |
1287 | } | |
1288 | ||
1289 | DISAS_INSN(negx) | |
1290 | { | |
e1f3808e | 1291 | TCGv reg; |
e6e5906b PB |
1292 | |
1293 | gen_flush_flags(s); | |
1294 | reg = DREG(insn, 0); | |
e1f3808e | 1295 | gen_helper_subx_cc(reg, cpu_env, tcg_const_i32(0), reg); |
e6e5906b PB |
1296 | } |
1297 | ||
1298 | DISAS_INSN(lea) | |
1299 | { | |
e1f3808e PB |
1300 | TCGv reg; |
1301 | TCGv tmp; | |
e6e5906b PB |
1302 | |
1303 | reg = AREG(insn, 9); | |
1304 | tmp = gen_lea(s, insn, OS_LONG); | |
e1f3808e | 1305 | if (IS_NULL_QREG(tmp)) { |
510ff0b7 PB |
1306 | gen_addr_fault(s); |
1307 | return; | |
1308 | } | |
e1f3808e | 1309 | tcg_gen_mov_i32(reg, tmp); |
e6e5906b PB |
1310 | } |
1311 | ||
1312 | DISAS_INSN(clr) | |
1313 | { | |
1314 | int opsize; | |
1315 | ||
1316 | switch ((insn >> 6) & 3) { | |
1317 | case 0: /* clr.b */ | |
1318 | opsize = OS_BYTE; | |
1319 | break; | |
1320 | case 1: /* clr.w */ | |
1321 | opsize = OS_WORD; | |
1322 | break; | |
1323 | case 2: /* clr.l */ | |
1324 | opsize = OS_LONG; | |
1325 | break; | |
1326 | default: | |
1327 | abort(); | |
1328 | } | |
510ff0b7 | 1329 | DEST_EA(insn, opsize, gen_im32(0), NULL); |
e6e5906b PB |
1330 | gen_logic_cc(s, gen_im32(0)); |
1331 | } | |
1332 | ||
e1f3808e | 1333 | static TCGv gen_get_ccr(DisasContext *s) |
e6e5906b | 1334 | { |
e1f3808e | 1335 | TCGv dest; |
e6e5906b PB |
1336 | |
1337 | gen_flush_flags(s); | |
a7812ae4 | 1338 | dest = tcg_temp_new(); |
e1f3808e PB |
1339 | tcg_gen_shli_i32(dest, QREG_CC_X, 4); |
1340 | tcg_gen_or_i32(dest, dest, QREG_CC_DEST); | |
0633879f PB |
1341 | return dest; |
1342 | } | |
1343 | ||
1344 | DISAS_INSN(move_from_ccr) | |
1345 | { | |
e1f3808e PB |
1346 | TCGv reg; |
1347 | TCGv ccr; | |
0633879f PB |
1348 | |
1349 | ccr = gen_get_ccr(s); | |
e6e5906b | 1350 | reg = DREG(insn, 0); |
0633879f | 1351 | gen_partset_reg(OS_WORD, reg, ccr); |
e6e5906b PB |
1352 | } |
1353 | ||
1354 | DISAS_INSN(neg) | |
1355 | { | |
e1f3808e PB |
1356 | TCGv reg; |
1357 | TCGv src1; | |
e6e5906b PB |
1358 | |
1359 | reg = DREG(insn, 0); | |
a7812ae4 | 1360 | src1 = tcg_temp_new(); |
e1f3808e PB |
1361 | tcg_gen_mov_i32(src1, reg); |
1362 | tcg_gen_neg_i32(reg, src1); | |
e6e5906b | 1363 | s->cc_op = CC_OP_SUB; |
e1f3808e PB |
1364 | gen_update_cc_add(reg, src1); |
1365 | gen_helper_xflag_lt(QREG_CC_X, tcg_const_i32(0), src1); | |
e6e5906b PB |
1366 | s->cc_op = CC_OP_SUB; |
1367 | } | |
1368 | ||
0633879f PB |
1369 | static void gen_set_sr_im(DisasContext *s, uint16_t val, int ccr_only) |
1370 | { | |
e1f3808e PB |
1371 | tcg_gen_movi_i32(QREG_CC_DEST, val & 0xf); |
1372 | tcg_gen_movi_i32(QREG_CC_X, (val & 0x10) >> 4); | |
0633879f | 1373 | if (!ccr_only) { |
e1f3808e | 1374 | gen_helper_set_sr(cpu_env, tcg_const_i32(val & 0xff00)); |
0633879f PB |
1375 | } |
1376 | } | |
1377 | ||
1378 | static void gen_set_sr(DisasContext *s, uint16_t insn, int ccr_only) | |
e6e5906b | 1379 | { |
e1f3808e PB |
1380 | TCGv tmp; |
1381 | TCGv reg; | |
e6e5906b PB |
1382 | |
1383 | s->cc_op = CC_OP_FLAGS; | |
1384 | if ((insn & 0x38) == 0) | |
1385 | { | |
a7812ae4 | 1386 | tmp = tcg_temp_new(); |
e6e5906b | 1387 | reg = DREG(insn, 0); |
e1f3808e PB |
1388 | tcg_gen_andi_i32(QREG_CC_DEST, reg, 0xf); |
1389 | tcg_gen_shri_i32(tmp, reg, 4); | |
1390 | tcg_gen_andi_i32(QREG_CC_X, tmp, 1); | |
0633879f | 1391 | if (!ccr_only) { |
e1f3808e | 1392 | gen_helper_set_sr(cpu_env, reg); |
0633879f | 1393 | } |
e6e5906b | 1394 | } |
0633879f | 1395 | else if ((insn & 0x3f) == 0x3c) |
e6e5906b | 1396 | { |
0633879f PB |
1397 | uint16_t val; |
1398 | val = lduw_code(s->pc); | |
e6e5906b | 1399 | s->pc += 2; |
0633879f | 1400 | gen_set_sr_im(s, val, ccr_only); |
e6e5906b PB |
1401 | } |
1402 | else | |
1403 | disas_undef(s, insn); | |
1404 | } | |
1405 | ||
0633879f PB |
1406 | DISAS_INSN(move_to_ccr) |
1407 | { | |
1408 | gen_set_sr(s, insn, 1); | |
1409 | } | |
1410 | ||
e6e5906b PB |
1411 | DISAS_INSN(not) |
1412 | { | |
e1f3808e | 1413 | TCGv reg; |
e6e5906b PB |
1414 | |
1415 | reg = DREG(insn, 0); | |
e1f3808e | 1416 | tcg_gen_not_i32(reg, reg); |
e6e5906b PB |
1417 | gen_logic_cc(s, reg); |
1418 | } | |
1419 | ||
1420 | DISAS_INSN(swap) | |
1421 | { | |
e1f3808e PB |
1422 | TCGv src1; |
1423 | TCGv src2; | |
1424 | TCGv reg; | |
e6e5906b | 1425 | |
a7812ae4 PB |
1426 | src1 = tcg_temp_new(); |
1427 | src2 = tcg_temp_new(); | |
e6e5906b | 1428 | reg = DREG(insn, 0); |
e1f3808e PB |
1429 | tcg_gen_shli_i32(src1, reg, 16); |
1430 | tcg_gen_shri_i32(src2, reg, 16); | |
1431 | tcg_gen_or_i32(reg, src1, src2); | |
1432 | gen_logic_cc(s, reg); | |
e6e5906b PB |
1433 | } |
1434 | ||
1435 | DISAS_INSN(pea) | |
1436 | { | |
e1f3808e | 1437 | TCGv tmp; |
e6e5906b PB |
1438 | |
1439 | tmp = gen_lea(s, insn, OS_LONG); | |
e1f3808e | 1440 | if (IS_NULL_QREG(tmp)) { |
510ff0b7 PB |
1441 | gen_addr_fault(s); |
1442 | return; | |
1443 | } | |
0633879f | 1444 | gen_push(s, tmp); |
e6e5906b PB |
1445 | } |
1446 | ||
1447 | DISAS_INSN(ext) | |
1448 | { | |
e6e5906b | 1449 | int op; |
e1f3808e PB |
1450 | TCGv reg; |
1451 | TCGv tmp; | |
e6e5906b PB |
1452 | |
1453 | reg = DREG(insn, 0); | |
1454 | op = (insn >> 6) & 7; | |
a7812ae4 | 1455 | tmp = tcg_temp_new(); |
e6e5906b | 1456 | if (op == 3) |
e1f3808e | 1457 | tcg_gen_ext16s_i32(tmp, reg); |
e6e5906b | 1458 | else |
e1f3808e | 1459 | tcg_gen_ext8s_i32(tmp, reg); |
e6e5906b PB |
1460 | if (op == 2) |
1461 | gen_partset_reg(OS_WORD, reg, tmp); | |
1462 | else | |
e1f3808e | 1463 | tcg_gen_mov_i32(reg, tmp); |
e6e5906b PB |
1464 | gen_logic_cc(s, tmp); |
1465 | } | |
1466 | ||
1467 | DISAS_INSN(tst) | |
1468 | { | |
1469 | int opsize; | |
e1f3808e | 1470 | TCGv tmp; |
e6e5906b PB |
1471 | |
1472 | switch ((insn >> 6) & 3) { | |
1473 | case 0: /* tst.b */ | |
1474 | opsize = OS_BYTE; | |
1475 | break; | |
1476 | case 1: /* tst.w */ | |
1477 | opsize = OS_WORD; | |
1478 | break; | |
1479 | case 2: /* tst.l */ | |
1480 | opsize = OS_LONG; | |
1481 | break; | |
1482 | default: | |
1483 | abort(); | |
1484 | } | |
e1f3808e | 1485 | SRC_EA(tmp, opsize, 1, NULL); |
e6e5906b PB |
1486 | gen_logic_cc(s, tmp); |
1487 | } | |
1488 | ||
1489 | DISAS_INSN(pulse) | |
1490 | { | |
1491 | /* Implemented as a NOP. */ | |
1492 | } | |
1493 | ||
1494 | DISAS_INSN(illegal) | |
1495 | { | |
1496 | gen_exception(s, s->pc - 2, EXCP_ILLEGAL); | |
1497 | } | |
1498 | ||
1499 | /* ??? This should be atomic. */ | |
1500 | DISAS_INSN(tas) | |
1501 | { | |
e1f3808e PB |
1502 | TCGv dest; |
1503 | TCGv src1; | |
1504 | TCGv addr; | |
e6e5906b | 1505 | |
a7812ae4 | 1506 | dest = tcg_temp_new(); |
e1f3808e | 1507 | SRC_EA(src1, OS_BYTE, 1, &addr); |
e6e5906b | 1508 | gen_logic_cc(s, src1); |
e1f3808e | 1509 | tcg_gen_ori_i32(dest, src1, 0x80); |
510ff0b7 | 1510 | DEST_EA(insn, OS_BYTE, dest, &addr); |
e6e5906b PB |
1511 | } |
1512 | ||
1513 | DISAS_INSN(mull) | |
1514 | { | |
1515 | uint16_t ext; | |
e1f3808e PB |
1516 | TCGv reg; |
1517 | TCGv src1; | |
1518 | TCGv dest; | |
e6e5906b PB |
1519 | |
1520 | /* The upper 32 bits of the product are discarded, so | |
1521 | muls.l and mulu.l are functionally equivalent. */ | |
0633879f | 1522 | ext = lduw_code(s->pc); |
e6e5906b PB |
1523 | s->pc += 2; |
1524 | if (ext & 0x87ff) { | |
1525 | gen_exception(s, s->pc - 4, EXCP_UNSUPPORTED); | |
1526 | return; | |
1527 | } | |
1528 | reg = DREG(ext, 12); | |
510ff0b7 | 1529 | SRC_EA(src1, OS_LONG, 0, NULL); |
a7812ae4 | 1530 | dest = tcg_temp_new(); |
e1f3808e PB |
1531 | tcg_gen_mul_i32(dest, src1, reg); |
1532 | tcg_gen_mov_i32(reg, dest); | |
e6e5906b PB |
1533 | /* Unlike m68k, coldfire always clears the overflow bit. */ |
1534 | gen_logic_cc(s, dest); | |
1535 | } | |
1536 | ||
1537 | DISAS_INSN(link) | |
1538 | { | |
1539 | int16_t offset; | |
e1f3808e PB |
1540 | TCGv reg; |
1541 | TCGv tmp; | |
e6e5906b | 1542 | |
0633879f | 1543 | offset = ldsw_code(s->pc); |
e6e5906b PB |
1544 | s->pc += 2; |
1545 | reg = AREG(insn, 0); | |
a7812ae4 | 1546 | tmp = tcg_temp_new(); |
e1f3808e | 1547 | tcg_gen_subi_i32(tmp, QREG_SP, 4); |
0633879f | 1548 | gen_store(s, OS_LONG, tmp, reg); |
e1f3808e PB |
1549 | if ((insn & 7) != 7) |
1550 | tcg_gen_mov_i32(reg, tmp); | |
1551 | tcg_gen_addi_i32(QREG_SP, tmp, offset); | |
e6e5906b PB |
1552 | } |
1553 | ||
1554 | DISAS_INSN(unlk) | |
1555 | { | |
e1f3808e PB |
1556 | TCGv src; |
1557 | TCGv reg; | |
1558 | TCGv tmp; | |
e6e5906b | 1559 | |
a7812ae4 | 1560 | src = tcg_temp_new(); |
e6e5906b | 1561 | reg = AREG(insn, 0); |
e1f3808e | 1562 | tcg_gen_mov_i32(src, reg); |
0633879f | 1563 | tmp = gen_load(s, OS_LONG, src, 0); |
e1f3808e PB |
1564 | tcg_gen_mov_i32(reg, tmp); |
1565 | tcg_gen_addi_i32(QREG_SP, src, 4); | |
e6e5906b PB |
1566 | } |
1567 | ||
1568 | DISAS_INSN(nop) | |
1569 | { | |
1570 | } | |
1571 | ||
1572 | DISAS_INSN(rts) | |
1573 | { | |
e1f3808e | 1574 | TCGv tmp; |
e6e5906b | 1575 | |
0633879f | 1576 | tmp = gen_load(s, OS_LONG, QREG_SP, 0); |
e1f3808e | 1577 | tcg_gen_addi_i32(QREG_SP, QREG_SP, 4); |
e6e5906b PB |
1578 | gen_jmp(s, tmp); |
1579 | } | |
1580 | ||
1581 | DISAS_INSN(jump) | |
1582 | { | |
e1f3808e | 1583 | TCGv tmp; |
e6e5906b PB |
1584 | |
1585 | /* Load the target address first to ensure correct exception | |
1586 | behavior. */ | |
1587 | tmp = gen_lea(s, insn, OS_LONG); | |
e1f3808e | 1588 | if (IS_NULL_QREG(tmp)) { |
510ff0b7 PB |
1589 | gen_addr_fault(s); |
1590 | return; | |
1591 | } | |
e6e5906b PB |
1592 | if ((insn & 0x40) == 0) { |
1593 | /* jsr */ | |
0633879f | 1594 | gen_push(s, gen_im32(s->pc)); |
e6e5906b PB |
1595 | } |
1596 | gen_jmp(s, tmp); | |
1597 | } | |
1598 | ||
1599 | DISAS_INSN(addsubq) | |
1600 | { | |
e1f3808e PB |
1601 | TCGv src1; |
1602 | TCGv src2; | |
1603 | TCGv dest; | |
e6e5906b | 1604 | int val; |
e1f3808e | 1605 | TCGv addr; |
e6e5906b | 1606 | |
510ff0b7 | 1607 | SRC_EA(src1, OS_LONG, 0, &addr); |
e6e5906b PB |
1608 | val = (insn >> 9) & 7; |
1609 | if (val == 0) | |
1610 | val = 8; | |
a7812ae4 | 1611 | dest = tcg_temp_new(); |
e1f3808e | 1612 | tcg_gen_mov_i32(dest, src1); |
e6e5906b PB |
1613 | if ((insn & 0x38) == 0x08) { |
1614 | /* Don't update condition codes if the destination is an | |
1615 | address register. */ | |
1616 | if (insn & 0x0100) { | |
e1f3808e | 1617 | tcg_gen_subi_i32(dest, dest, val); |
e6e5906b | 1618 | } else { |
e1f3808e | 1619 | tcg_gen_addi_i32(dest, dest, val); |
e6e5906b PB |
1620 | } |
1621 | } else { | |
e1f3808e | 1622 | src2 = gen_im32(val); |
e6e5906b | 1623 | if (insn & 0x0100) { |
e1f3808e PB |
1624 | gen_helper_xflag_lt(QREG_CC_X, dest, src2); |
1625 | tcg_gen_subi_i32(dest, dest, val); | |
e6e5906b PB |
1626 | s->cc_op = CC_OP_SUB; |
1627 | } else { | |
e1f3808e PB |
1628 | tcg_gen_addi_i32(dest, dest, val); |
1629 | gen_helper_xflag_lt(QREG_CC_X, dest, src2); | |
e6e5906b PB |
1630 | s->cc_op = CC_OP_ADD; |
1631 | } | |
e1f3808e | 1632 | gen_update_cc_add(dest, src2); |
e6e5906b | 1633 | } |
510ff0b7 | 1634 | DEST_EA(insn, OS_LONG, dest, &addr); |
e6e5906b PB |
1635 | } |
1636 | ||
1637 | DISAS_INSN(tpf) | |
1638 | { | |
1639 | switch (insn & 7) { | |
1640 | case 2: /* One extension word. */ | |
1641 | s->pc += 2; | |
1642 | break; | |
1643 | case 3: /* Two extension words. */ | |
1644 | s->pc += 4; | |
1645 | break; | |
1646 | case 4: /* No extension words. */ | |
1647 | break; | |
1648 | default: | |
1649 | disas_undef(s, insn); | |
1650 | } | |
1651 | } | |
1652 | ||
1653 | DISAS_INSN(branch) | |
1654 | { | |
1655 | int32_t offset; | |
1656 | uint32_t base; | |
1657 | int op; | |
1658 | int l1; | |
3b46e624 | 1659 | |
e6e5906b PB |
1660 | base = s->pc; |
1661 | op = (insn >> 8) & 0xf; | |
1662 | offset = (int8_t)insn; | |
1663 | if (offset == 0) { | |
0633879f | 1664 | offset = ldsw_code(s->pc); |
e6e5906b PB |
1665 | s->pc += 2; |
1666 | } else if (offset == -1) { | |
1667 | offset = read_im32(s); | |
1668 | } | |
1669 | if (op == 1) { | |
1670 | /* bsr */ | |
0633879f | 1671 | gen_push(s, gen_im32(s->pc)); |
e6e5906b PB |
1672 | } |
1673 | gen_flush_cc_op(s); | |
1674 | if (op > 1) { | |
1675 | /* Bcc */ | |
1676 | l1 = gen_new_label(); | |
1677 | gen_jmpcc(s, ((insn >> 8) & 0xf) ^ 1, l1); | |
1678 | gen_jmp_tb(s, 1, base + offset); | |
1679 | gen_set_label(l1); | |
1680 | gen_jmp_tb(s, 0, s->pc); | |
1681 | } else { | |
1682 | /* Unconditional branch. */ | |
1683 | gen_jmp_tb(s, 0, base + offset); | |
1684 | } | |
1685 | } | |
1686 | ||
1687 | DISAS_INSN(moveq) | |
1688 | { | |
e1f3808e | 1689 | uint32_t val; |
e6e5906b | 1690 | |
e1f3808e PB |
1691 | val = (int8_t)insn; |
1692 | tcg_gen_movi_i32(DREG(insn, 9), val); | |
1693 | gen_logic_cc(s, tcg_const_i32(val)); | |
e6e5906b PB |
1694 | } |
1695 | ||
1696 | DISAS_INSN(mvzs) | |
1697 | { | |
1698 | int opsize; | |
e1f3808e PB |
1699 | TCGv src; |
1700 | TCGv reg; | |
e6e5906b PB |
1701 | |
1702 | if (insn & 0x40) | |
1703 | opsize = OS_WORD; | |
1704 | else | |
1705 | opsize = OS_BYTE; | |
9507fb52 | 1706 | SRC_EA(src, opsize, (insn & 0x80) == 0, NULL); |
e6e5906b | 1707 | reg = DREG(insn, 9); |
e1f3808e | 1708 | tcg_gen_mov_i32(reg, src); |
e6e5906b PB |
1709 | gen_logic_cc(s, src); |
1710 | } | |
1711 | ||
1712 | DISAS_INSN(or) | |
1713 | { | |
e1f3808e PB |
1714 | TCGv reg; |
1715 | TCGv dest; | |
1716 | TCGv src; | |
1717 | TCGv addr; | |
e6e5906b PB |
1718 | |
1719 | reg = DREG(insn, 9); | |
a7812ae4 | 1720 | dest = tcg_temp_new(); |
e6e5906b | 1721 | if (insn & 0x100) { |
510ff0b7 | 1722 | SRC_EA(src, OS_LONG, 0, &addr); |
e1f3808e | 1723 | tcg_gen_or_i32(dest, src, reg); |
510ff0b7 | 1724 | DEST_EA(insn, OS_LONG, dest, &addr); |
e6e5906b | 1725 | } else { |
510ff0b7 | 1726 | SRC_EA(src, OS_LONG, 0, NULL); |
e1f3808e PB |
1727 | tcg_gen_or_i32(dest, src, reg); |
1728 | tcg_gen_mov_i32(reg, dest); | |
e6e5906b PB |
1729 | } |
1730 | gen_logic_cc(s, dest); | |
1731 | } | |
1732 | ||
1733 | DISAS_INSN(suba) | |
1734 | { | |
e1f3808e PB |
1735 | TCGv src; |
1736 | TCGv reg; | |
e6e5906b | 1737 | |
510ff0b7 | 1738 | SRC_EA(src, OS_LONG, 0, NULL); |
e6e5906b | 1739 | reg = AREG(insn, 9); |
e1f3808e | 1740 | tcg_gen_sub_i32(reg, reg, src); |
e6e5906b PB |
1741 | } |
1742 | ||
1743 | DISAS_INSN(subx) | |
1744 | { | |
e1f3808e PB |
1745 | TCGv reg; |
1746 | TCGv src; | |
e6e5906b PB |
1747 | |
1748 | gen_flush_flags(s); | |
1749 | reg = DREG(insn, 9); | |
1750 | src = DREG(insn, 0); | |
e1f3808e | 1751 | gen_helper_subx_cc(reg, cpu_env, reg, src); |
e6e5906b PB |
1752 | } |
1753 | ||
1754 | DISAS_INSN(mov3q) | |
1755 | { | |
e1f3808e | 1756 | TCGv src; |
e6e5906b PB |
1757 | int val; |
1758 | ||
1759 | val = (insn >> 9) & 7; | |
1760 | if (val == 0) | |
1761 | val = -1; | |
1762 | src = gen_im32(val); | |
1763 | gen_logic_cc(s, src); | |
510ff0b7 | 1764 | DEST_EA(insn, OS_LONG, src, NULL); |
e6e5906b PB |
1765 | } |
1766 | ||
1767 | DISAS_INSN(cmp) | |
1768 | { | |
1769 | int op; | |
e1f3808e PB |
1770 | TCGv src; |
1771 | TCGv reg; | |
1772 | TCGv dest; | |
e6e5906b PB |
1773 | int opsize; |
1774 | ||
1775 | op = (insn >> 6) & 3; | |
1776 | switch (op) { | |
1777 | case 0: /* cmp.b */ | |
1778 | opsize = OS_BYTE; | |
1779 | s->cc_op = CC_OP_CMPB; | |
1780 | break; | |
1781 | case 1: /* cmp.w */ | |
1782 | opsize = OS_WORD; | |
1783 | s->cc_op = CC_OP_CMPW; | |
1784 | break; | |
1785 | case 2: /* cmp.l */ | |
1786 | opsize = OS_LONG; | |
1787 | s->cc_op = CC_OP_SUB; | |
1788 | break; | |
1789 | default: | |
1790 | abort(); | |
1791 | } | |
e1f3808e | 1792 | SRC_EA(src, opsize, 1, NULL); |
e6e5906b | 1793 | reg = DREG(insn, 9); |
a7812ae4 | 1794 | dest = tcg_temp_new(); |
e1f3808e PB |
1795 | tcg_gen_sub_i32(dest, reg, src); |
1796 | gen_update_cc_add(dest, src); | |
e6e5906b PB |
1797 | } |
1798 | ||
1799 | DISAS_INSN(cmpa) | |
1800 | { | |
1801 | int opsize; | |
e1f3808e PB |
1802 | TCGv src; |
1803 | TCGv reg; | |
1804 | TCGv dest; | |
e6e5906b PB |
1805 | |
1806 | if (insn & 0x100) { | |
1807 | opsize = OS_LONG; | |
1808 | } else { | |
1809 | opsize = OS_WORD; | |
1810 | } | |
e1f3808e | 1811 | SRC_EA(src, opsize, 1, NULL); |
e6e5906b | 1812 | reg = AREG(insn, 9); |
a7812ae4 | 1813 | dest = tcg_temp_new(); |
e1f3808e PB |
1814 | tcg_gen_sub_i32(dest, reg, src); |
1815 | gen_update_cc_add(dest, src); | |
e6e5906b PB |
1816 | s->cc_op = CC_OP_SUB; |
1817 | } | |
1818 | ||
1819 | DISAS_INSN(eor) | |
1820 | { | |
e1f3808e PB |
1821 | TCGv src; |
1822 | TCGv reg; | |
1823 | TCGv dest; | |
1824 | TCGv addr; | |
e6e5906b | 1825 | |
510ff0b7 | 1826 | SRC_EA(src, OS_LONG, 0, &addr); |
e6e5906b | 1827 | reg = DREG(insn, 9); |
a7812ae4 | 1828 | dest = tcg_temp_new(); |
e1f3808e | 1829 | tcg_gen_xor_i32(dest, src, reg); |
e6e5906b | 1830 | gen_logic_cc(s, dest); |
510ff0b7 | 1831 | DEST_EA(insn, OS_LONG, dest, &addr); |
e6e5906b PB |
1832 | } |
1833 | ||
1834 | DISAS_INSN(and) | |
1835 | { | |
e1f3808e PB |
1836 | TCGv src; |
1837 | TCGv reg; | |
1838 | TCGv dest; | |
1839 | TCGv addr; | |
e6e5906b PB |
1840 | |
1841 | reg = DREG(insn, 9); | |
a7812ae4 | 1842 | dest = tcg_temp_new(); |
e6e5906b | 1843 | if (insn & 0x100) { |
510ff0b7 | 1844 | SRC_EA(src, OS_LONG, 0, &addr); |
e1f3808e | 1845 | tcg_gen_and_i32(dest, src, reg); |
510ff0b7 | 1846 | DEST_EA(insn, OS_LONG, dest, &addr); |
e6e5906b | 1847 | } else { |
510ff0b7 | 1848 | SRC_EA(src, OS_LONG, 0, NULL); |
e1f3808e PB |
1849 | tcg_gen_and_i32(dest, src, reg); |
1850 | tcg_gen_mov_i32(reg, dest); | |
e6e5906b PB |
1851 | } |
1852 | gen_logic_cc(s, dest); | |
1853 | } | |
1854 | ||
1855 | DISAS_INSN(adda) | |
1856 | { | |
e1f3808e PB |
1857 | TCGv src; |
1858 | TCGv reg; | |
e6e5906b | 1859 | |
510ff0b7 | 1860 | SRC_EA(src, OS_LONG, 0, NULL); |
e6e5906b | 1861 | reg = AREG(insn, 9); |
e1f3808e | 1862 | tcg_gen_add_i32(reg, reg, src); |
e6e5906b PB |
1863 | } |
1864 | ||
1865 | DISAS_INSN(addx) | |
1866 | { | |
e1f3808e PB |
1867 | TCGv reg; |
1868 | TCGv src; | |
e6e5906b PB |
1869 | |
1870 | gen_flush_flags(s); | |
1871 | reg = DREG(insn, 9); | |
1872 | src = DREG(insn, 0); | |
e1f3808e | 1873 | gen_helper_addx_cc(reg, cpu_env, reg, src); |
e6e5906b PB |
1874 | s->cc_op = CC_OP_FLAGS; |
1875 | } | |
1876 | ||
e1f3808e | 1877 | /* TODO: This could be implemented without helper functions. */ |
e6e5906b PB |
1878 | DISAS_INSN(shift_im) |
1879 | { | |
e1f3808e | 1880 | TCGv reg; |
e6e5906b | 1881 | int tmp; |
e1f3808e | 1882 | TCGv shift; |
e6e5906b PB |
1883 | |
1884 | reg = DREG(insn, 0); | |
1885 | tmp = (insn >> 9) & 7; | |
1886 | if (tmp == 0) | |
e1f3808e PB |
1887 | tmp = 8; |
1888 | shift = gen_im32(tmp); | |
1889 | /* No need to flush flags becuse we know we will set C flag. */ | |
e6e5906b | 1890 | if (insn & 0x100) { |
e1f3808e | 1891 | gen_helper_shl_cc(reg, cpu_env, reg, shift); |
e6e5906b PB |
1892 | } else { |
1893 | if (insn & 8) { | |
e1f3808e | 1894 | gen_helper_shr_cc(reg, cpu_env, reg, shift); |
e6e5906b | 1895 | } else { |
e1f3808e | 1896 | gen_helper_sar_cc(reg, cpu_env, reg, shift); |
e6e5906b PB |
1897 | } |
1898 | } | |
e1f3808e | 1899 | s->cc_op = CC_OP_SHIFT; |
e6e5906b PB |
1900 | } |
1901 | ||
1902 | DISAS_INSN(shift_reg) | |
1903 | { | |
e1f3808e PB |
1904 | TCGv reg; |
1905 | TCGv shift; | |
e6e5906b PB |
1906 | |
1907 | reg = DREG(insn, 0); | |
e1f3808e PB |
1908 | shift = DREG(insn, 9); |
1909 | /* Shift by zero leaves C flag unmodified. */ | |
1910 | gen_flush_flags(s); | |
e6e5906b | 1911 | if (insn & 0x100) { |
e1f3808e | 1912 | gen_helper_shl_cc(reg, cpu_env, reg, shift); |
e6e5906b PB |
1913 | } else { |
1914 | if (insn & 8) { | |
e1f3808e | 1915 | gen_helper_shr_cc(reg, cpu_env, reg, shift); |
e6e5906b | 1916 | } else { |
e1f3808e | 1917 | gen_helper_sar_cc(reg, cpu_env, reg, shift); |
e6e5906b PB |
1918 | } |
1919 | } | |
e1f3808e | 1920 | s->cc_op = CC_OP_SHIFT; |
e6e5906b PB |
1921 | } |
1922 | ||
1923 | DISAS_INSN(ff1) | |
1924 | { | |
e1f3808e | 1925 | TCGv reg; |
821f7e76 PB |
1926 | reg = DREG(insn, 0); |
1927 | gen_logic_cc(s, reg); | |
e1f3808e | 1928 | gen_helper_ff1(reg, reg); |
e6e5906b PB |
1929 | } |
1930 | ||
e1f3808e | 1931 | static TCGv gen_get_sr(DisasContext *s) |
0633879f | 1932 | { |
e1f3808e PB |
1933 | TCGv ccr; |
1934 | TCGv sr; | |
0633879f PB |
1935 | |
1936 | ccr = gen_get_ccr(s); | |
a7812ae4 | 1937 | sr = tcg_temp_new(); |
e1f3808e PB |
1938 | tcg_gen_andi_i32(sr, QREG_SR, 0xffe0); |
1939 | tcg_gen_or_i32(sr, sr, ccr); | |
0633879f PB |
1940 | return sr; |
1941 | } | |
1942 | ||
e6e5906b PB |
1943 | DISAS_INSN(strldsr) |
1944 | { | |
1945 | uint16_t ext; | |
1946 | uint32_t addr; | |
1947 | ||
1948 | addr = s->pc - 2; | |
0633879f | 1949 | ext = lduw_code(s->pc); |
e6e5906b | 1950 | s->pc += 2; |
0633879f | 1951 | if (ext != 0x46FC) { |
e6e5906b | 1952 | gen_exception(s, addr, EXCP_UNSUPPORTED); |
0633879f PB |
1953 | return; |
1954 | } | |
1955 | ext = lduw_code(s->pc); | |
1956 | s->pc += 2; | |
1957 | if (IS_USER(s) || (ext & SR_S) == 0) { | |
e6e5906b | 1958 | gen_exception(s, addr, EXCP_PRIVILEGE); |
0633879f PB |
1959 | return; |
1960 | } | |
1961 | gen_push(s, gen_get_sr(s)); | |
1962 | gen_set_sr_im(s, ext, 0); | |
e6e5906b PB |
1963 | } |
1964 | ||
1965 | DISAS_INSN(move_from_sr) | |
1966 | { | |
e1f3808e PB |
1967 | TCGv reg; |
1968 | TCGv sr; | |
0633879f PB |
1969 | |
1970 | if (IS_USER(s)) { | |
1971 | gen_exception(s, s->pc - 2, EXCP_PRIVILEGE); | |
1972 | return; | |
1973 | } | |
1974 | sr = gen_get_sr(s); | |
1975 | reg = DREG(insn, 0); | |
1976 | gen_partset_reg(OS_WORD, reg, sr); | |
e6e5906b PB |
1977 | } |
1978 | ||
1979 | DISAS_INSN(move_to_sr) | |
1980 | { | |
0633879f PB |
1981 | if (IS_USER(s)) { |
1982 | gen_exception(s, s->pc - 2, EXCP_PRIVILEGE); | |
1983 | return; | |
1984 | } | |
1985 | gen_set_sr(s, insn, 0); | |
1986 | gen_lookup_tb(s); | |
e6e5906b PB |
1987 | } |
1988 | ||
1989 | DISAS_INSN(move_from_usp) | |
1990 | { | |
0633879f PB |
1991 | if (IS_USER(s)) { |
1992 | gen_exception(s, s->pc - 2, EXCP_PRIVILEGE); | |
1993 | return; | |
1994 | } | |
1995 | /* TODO: Implement USP. */ | |
1996 | gen_exception(s, s->pc - 2, EXCP_ILLEGAL); | |
e6e5906b PB |
1997 | } |
1998 | ||
1999 | DISAS_INSN(move_to_usp) | |
2000 | { | |
0633879f PB |
2001 | if (IS_USER(s)) { |
2002 | gen_exception(s, s->pc - 2, EXCP_PRIVILEGE); | |
2003 | return; | |
2004 | } | |
2005 | /* TODO: Implement USP. */ | |
2006 | gen_exception(s, s->pc - 2, EXCP_ILLEGAL); | |
e6e5906b PB |
2007 | } |
2008 | ||
2009 | DISAS_INSN(halt) | |
2010 | { | |
e1f3808e | 2011 | gen_exception(s, s->pc, EXCP_HALT_INSN); |
e6e5906b PB |
2012 | } |
2013 | ||
2014 | DISAS_INSN(stop) | |
2015 | { | |
0633879f PB |
2016 | uint16_t ext; |
2017 | ||
2018 | if (IS_USER(s)) { | |
2019 | gen_exception(s, s->pc - 2, EXCP_PRIVILEGE); | |
2020 | return; | |
2021 | } | |
2022 | ||
2023 | ext = lduw_code(s->pc); | |
2024 | s->pc += 2; | |
2025 | ||
2026 | gen_set_sr_im(s, ext, 0); | |
e1f3808e PB |
2027 | tcg_gen_movi_i32(QREG_HALTED, 1); |
2028 | gen_exception(s, s->pc, EXCP_HLT); | |
e6e5906b PB |
2029 | } |
2030 | ||
2031 | DISAS_INSN(rte) | |
2032 | { | |
0633879f PB |
2033 | if (IS_USER(s)) { |
2034 | gen_exception(s, s->pc - 2, EXCP_PRIVILEGE); | |
2035 | return; | |
2036 | } | |
2037 | gen_exception(s, s->pc - 2, EXCP_RTE); | |
e6e5906b PB |
2038 | } |
2039 | ||
2040 | DISAS_INSN(movec) | |
2041 | { | |
0633879f | 2042 | uint16_t ext; |
e1f3808e | 2043 | TCGv reg; |
0633879f PB |
2044 | |
2045 | if (IS_USER(s)) { | |
2046 | gen_exception(s, s->pc - 2, EXCP_PRIVILEGE); | |
2047 | return; | |
2048 | } | |
2049 | ||
2050 | ext = lduw_code(s->pc); | |
2051 | s->pc += 2; | |
2052 | ||
2053 | if (ext & 0x8000) { | |
2054 | reg = AREG(ext, 12); | |
2055 | } else { | |
2056 | reg = DREG(ext, 12); | |
2057 | } | |
e1f3808e | 2058 | gen_helper_movec(cpu_env, tcg_const_i32(ext & 0xfff), reg); |
0633879f | 2059 | gen_lookup_tb(s); |
e6e5906b PB |
2060 | } |
2061 | ||
2062 | DISAS_INSN(intouch) | |
2063 | { | |
0633879f PB |
2064 | if (IS_USER(s)) { |
2065 | gen_exception(s, s->pc - 2, EXCP_PRIVILEGE); | |
2066 | return; | |
2067 | } | |
2068 | /* ICache fetch. Implement as no-op. */ | |
e6e5906b PB |
2069 | } |
2070 | ||
2071 | DISAS_INSN(cpushl) | |
2072 | { | |
0633879f PB |
2073 | if (IS_USER(s)) { |
2074 | gen_exception(s, s->pc - 2, EXCP_PRIVILEGE); | |
2075 | return; | |
2076 | } | |
2077 | /* Cache push/invalidate. Implement as no-op. */ | |
e6e5906b PB |
2078 | } |
2079 | ||
2080 | DISAS_INSN(wddata) | |
2081 | { | |
2082 | gen_exception(s, s->pc - 2, EXCP_PRIVILEGE); | |
2083 | } | |
2084 | ||
2085 | DISAS_INSN(wdebug) | |
2086 | { | |
0633879f PB |
2087 | if (IS_USER(s)) { |
2088 | gen_exception(s, s->pc - 2, EXCP_PRIVILEGE); | |
2089 | return; | |
2090 | } | |
2091 | /* TODO: Implement wdebug. */ | |
2092 | qemu_assert(0, "WDEBUG not implemented"); | |
e6e5906b PB |
2093 | } |
2094 | ||
2095 | DISAS_INSN(trap) | |
2096 | { | |
2097 | gen_exception(s, s->pc - 2, EXCP_TRAP0 + (insn & 0xf)); | |
2098 | } | |
2099 | ||
2100 | /* ??? FP exceptions are not implemented. Most exceptions are deferred until | |
2101 | immediately before the next FP instruction is executed. */ | |
2102 | DISAS_INSN(fpu) | |
2103 | { | |
2104 | uint16_t ext; | |
a7812ae4 | 2105 | int32_t offset; |
e6e5906b | 2106 | int opmode; |
a7812ae4 PB |
2107 | TCGv_i64 src; |
2108 | TCGv_i64 dest; | |
2109 | TCGv_i64 res; | |
2110 | TCGv tmp32; | |
e6e5906b | 2111 | int round; |
a7812ae4 | 2112 | int set_dest; |
e6e5906b PB |
2113 | int opsize; |
2114 | ||
0633879f | 2115 | ext = lduw_code(s->pc); |
e6e5906b PB |
2116 | s->pc += 2; |
2117 | opmode = ext & 0x7f; | |
2118 | switch ((ext >> 13) & 7) { | |
2119 | case 0: case 2: | |
2120 | break; | |
2121 | case 1: | |
2122 | goto undef; | |
2123 | case 3: /* fmove out */ | |
2124 | src = FREG(ext, 7); | |
a7812ae4 | 2125 | tmp32 = tcg_temp_new_i32(); |
e6e5906b PB |
2126 | /* fmove */ |
2127 | /* ??? TODO: Proper behavior on overflow. */ | |
2128 | switch ((ext >> 10) & 7) { | |
2129 | case 0: | |
2130 | opsize = OS_LONG; | |
a7812ae4 | 2131 | gen_helper_f64_to_i32(tmp32, cpu_env, src); |
e6e5906b PB |
2132 | break; |
2133 | case 1: | |
2134 | opsize = OS_SINGLE; | |
a7812ae4 | 2135 | gen_helper_f64_to_f32(tmp32, cpu_env, src); |
e6e5906b PB |
2136 | break; |
2137 | case 4: | |
2138 | opsize = OS_WORD; | |
a7812ae4 | 2139 | gen_helper_f64_to_i32(tmp32, cpu_env, src); |
e6e5906b | 2140 | break; |
a7812ae4 PB |
2141 | case 5: /* OS_DOUBLE */ |
2142 | tcg_gen_mov_i32(tmp32, AREG(insn, 0)); | |
c59b97aa | 2143 | switch ((insn >> 3) & 7) { |
a7812ae4 PB |
2144 | case 2: |
2145 | case 3: | |
243ee8f7 | 2146 | break; |
a7812ae4 PB |
2147 | case 4: |
2148 | tcg_gen_addi_i32(tmp32, tmp32, -8); | |
2149 | break; | |
2150 | case 5: | |
2151 | offset = ldsw_code(s->pc); | |
2152 | s->pc += 2; | |
2153 | tcg_gen_addi_i32(tmp32, tmp32, offset); | |
2154 | break; | |
2155 | default: | |
2156 | goto undef; | |
2157 | } | |
2158 | gen_store64(s, tmp32, src); | |
c59b97aa | 2159 | switch ((insn >> 3) & 7) { |
a7812ae4 PB |
2160 | case 3: |
2161 | tcg_gen_addi_i32(tmp32, tmp32, 8); | |
2162 | tcg_gen_mov_i32(AREG(insn, 0), tmp32); | |
2163 | break; | |
2164 | case 4: | |
2165 | tcg_gen_mov_i32(AREG(insn, 0), tmp32); | |
2166 | break; | |
2167 | } | |
2168 | tcg_temp_free_i32(tmp32); | |
2169 | return; | |
e6e5906b PB |
2170 | case 6: |
2171 | opsize = OS_BYTE; | |
a7812ae4 | 2172 | gen_helper_f64_to_i32(tmp32, cpu_env, src); |
e6e5906b PB |
2173 | break; |
2174 | default: | |
2175 | goto undef; | |
2176 | } | |
a7812ae4 PB |
2177 | DEST_EA(insn, opsize, tmp32, NULL); |
2178 | tcg_temp_free_i32(tmp32); | |
e6e5906b PB |
2179 | return; |
2180 | case 4: /* fmove to control register. */ | |
2181 | switch ((ext >> 10) & 7) { | |
2182 | case 4: /* FPCR */ | |
2183 | /* Not implemented. Ignore writes. */ | |
2184 | break; | |
2185 | case 1: /* FPIAR */ | |
2186 | case 2: /* FPSR */ | |
2187 | default: | |
2188 | cpu_abort(NULL, "Unimplemented: fmove to control %d", | |
2189 | (ext >> 10) & 7); | |
2190 | } | |
2191 | break; | |
2192 | case 5: /* fmove from control register. */ | |
2193 | switch ((ext >> 10) & 7) { | |
2194 | case 4: /* FPCR */ | |
2195 | /* Not implemented. Always return zero. */ | |
a7812ae4 | 2196 | tmp32 = gen_im32(0); |
e6e5906b PB |
2197 | break; |
2198 | case 1: /* FPIAR */ | |
2199 | case 2: /* FPSR */ | |
2200 | default: | |
2201 | cpu_abort(NULL, "Unimplemented: fmove from control %d", | |
2202 | (ext >> 10) & 7); | |
2203 | goto undef; | |
2204 | } | |
a7812ae4 | 2205 | DEST_EA(insn, OS_LONG, tmp32, NULL); |
e6e5906b | 2206 | break; |
5fafdf24 | 2207 | case 6: /* fmovem */ |
e6e5906b PB |
2208 | case 7: |
2209 | { | |
e1f3808e PB |
2210 | TCGv addr; |
2211 | uint16_t mask; | |
2212 | int i; | |
2213 | if ((ext & 0x1f00) != 0x1000 || (ext & 0xff) == 0) | |
2214 | goto undef; | |
a7812ae4 PB |
2215 | tmp32 = gen_lea(s, insn, OS_LONG); |
2216 | if (IS_NULL_QREG(tmp32)) { | |
e1f3808e PB |
2217 | gen_addr_fault(s); |
2218 | return; | |
2219 | } | |
a7812ae4 PB |
2220 | addr = tcg_temp_new_i32(); |
2221 | tcg_gen_mov_i32(addr, tmp32); | |
e1f3808e PB |
2222 | mask = 0x80; |
2223 | for (i = 0; i < 8; i++) { | |
2224 | if (ext & mask) { | |
2225 | s->is_mem = 1; | |
2226 | dest = FREG(i, 0); | |
2227 | if (ext & (1 << 13)) { | |
2228 | /* store */ | |
2229 | tcg_gen_qemu_stf64(dest, addr, IS_USER(s)); | |
2230 | } else { | |
2231 | /* load */ | |
2232 | tcg_gen_qemu_ldf64(dest, addr, IS_USER(s)); | |
2233 | } | |
2234 | if (ext & (mask - 1)) | |
2235 | tcg_gen_addi_i32(addr, addr, 8); | |
e6e5906b | 2236 | } |
e1f3808e | 2237 | mask >>= 1; |
e6e5906b | 2238 | } |
18307f26 | 2239 | tcg_temp_free_i32(addr); |
e6e5906b PB |
2240 | } |
2241 | return; | |
2242 | } | |
2243 | if (ext & (1 << 14)) { | |
e6e5906b PB |
2244 | /* Source effective address. */ |
2245 | switch ((ext >> 10) & 7) { | |
2246 | case 0: opsize = OS_LONG; break; | |
2247 | case 1: opsize = OS_SINGLE; break; | |
2248 | case 4: opsize = OS_WORD; break; | |
2249 | case 5: opsize = OS_DOUBLE; break; | |
2250 | case 6: opsize = OS_BYTE; break; | |
2251 | default: | |
2252 | goto undef; | |
2253 | } | |
e6e5906b | 2254 | if (opsize == OS_DOUBLE) { |
a7812ae4 PB |
2255 | tmp32 = tcg_temp_new_i32(); |
2256 | tcg_gen_mov_i32(tmp32, AREG(insn, 0)); | |
c59b97aa | 2257 | switch ((insn >> 3) & 7) { |
a7812ae4 PB |
2258 | case 2: |
2259 | case 3: | |
243ee8f7 | 2260 | break; |
a7812ae4 PB |
2261 | case 4: |
2262 | tcg_gen_addi_i32(tmp32, tmp32, -8); | |
2263 | break; | |
2264 | case 5: | |
2265 | offset = ldsw_code(s->pc); | |
2266 | s->pc += 2; | |
2267 | tcg_gen_addi_i32(tmp32, tmp32, offset); | |
2268 | break; | |
2269 | case 7: | |
2270 | offset = ldsw_code(s->pc); | |
2271 | offset += s->pc - 2; | |
2272 | s->pc += 2; | |
2273 | tcg_gen_addi_i32(tmp32, tmp32, offset); | |
2274 | break; | |
2275 | default: | |
2276 | goto undef; | |
2277 | } | |
2278 | src = gen_load64(s, tmp32); | |
c59b97aa | 2279 | switch ((insn >> 3) & 7) { |
a7812ae4 PB |
2280 | case 3: |
2281 | tcg_gen_addi_i32(tmp32, tmp32, 8); | |
2282 | tcg_gen_mov_i32(AREG(insn, 0), tmp32); | |
2283 | break; | |
2284 | case 4: | |
2285 | tcg_gen_mov_i32(AREG(insn, 0), tmp32); | |
2286 | break; | |
2287 | } | |
2288 | tcg_temp_free_i32(tmp32); | |
e6e5906b | 2289 | } else { |
a7812ae4 PB |
2290 | SRC_EA(tmp32, opsize, 1, NULL); |
2291 | src = tcg_temp_new_i64(); | |
e6e5906b PB |
2292 | switch (opsize) { |
2293 | case OS_LONG: | |
2294 | case OS_WORD: | |
2295 | case OS_BYTE: | |
a7812ae4 | 2296 | gen_helper_i32_to_f64(src, cpu_env, tmp32); |
e6e5906b PB |
2297 | break; |
2298 | case OS_SINGLE: | |
a7812ae4 | 2299 | gen_helper_f32_to_f64(src, cpu_env, tmp32); |
e6e5906b PB |
2300 | break; |
2301 | } | |
2302 | } | |
2303 | } else { | |
2304 | /* Source register. */ | |
2305 | src = FREG(ext, 10); | |
2306 | } | |
2307 | dest = FREG(ext, 7); | |
a7812ae4 | 2308 | res = tcg_temp_new_i64(); |
e6e5906b | 2309 | if (opmode != 0x3a) |
e1f3808e | 2310 | tcg_gen_mov_f64(res, dest); |
e6e5906b | 2311 | round = 1; |
a7812ae4 | 2312 | set_dest = 1; |
e6e5906b PB |
2313 | switch (opmode) { |
2314 | case 0: case 0x40: case 0x44: /* fmove */ | |
e1f3808e | 2315 | tcg_gen_mov_f64(res, src); |
e6e5906b PB |
2316 | break; |
2317 | case 1: /* fint */ | |
e1f3808e | 2318 | gen_helper_iround_f64(res, cpu_env, src); |
e6e5906b PB |
2319 | round = 0; |
2320 | break; | |
2321 | case 3: /* fintrz */ | |
e1f3808e | 2322 | gen_helper_itrunc_f64(res, cpu_env, src); |
e6e5906b PB |
2323 | round = 0; |
2324 | break; | |
2325 | case 4: case 0x41: case 0x45: /* fsqrt */ | |
e1f3808e | 2326 | gen_helper_sqrt_f64(res, cpu_env, src); |
e6e5906b PB |
2327 | break; |
2328 | case 0x18: case 0x58: case 0x5c: /* fabs */ | |
e1f3808e | 2329 | gen_helper_abs_f64(res, src); |
e6e5906b PB |
2330 | break; |
2331 | case 0x1a: case 0x5a: case 0x5e: /* fneg */ | |
e1f3808e | 2332 | gen_helper_chs_f64(res, src); |
e6e5906b PB |
2333 | break; |
2334 | case 0x20: case 0x60: case 0x64: /* fdiv */ | |
e1f3808e | 2335 | gen_helper_div_f64(res, cpu_env, res, src); |
e6e5906b PB |
2336 | break; |
2337 | case 0x22: case 0x62: case 0x66: /* fadd */ | |
e1f3808e | 2338 | gen_helper_add_f64(res, cpu_env, res, src); |
e6e5906b PB |
2339 | break; |
2340 | case 0x23: case 0x63: case 0x67: /* fmul */ | |
e1f3808e | 2341 | gen_helper_mul_f64(res, cpu_env, res, src); |
e6e5906b PB |
2342 | break; |
2343 | case 0x28: case 0x68: case 0x6c: /* fsub */ | |
e1f3808e | 2344 | gen_helper_sub_f64(res, cpu_env, res, src); |
e6e5906b PB |
2345 | break; |
2346 | case 0x38: /* fcmp */ | |
e1f3808e | 2347 | gen_helper_sub_cmp_f64(res, cpu_env, res, src); |
a7812ae4 | 2348 | set_dest = 0; |
e6e5906b PB |
2349 | round = 0; |
2350 | break; | |
2351 | case 0x3a: /* ftst */ | |
e1f3808e | 2352 | tcg_gen_mov_f64(res, src); |
a7812ae4 | 2353 | set_dest = 0; |
e6e5906b PB |
2354 | round = 0; |
2355 | break; | |
2356 | default: | |
2357 | goto undef; | |
2358 | } | |
a7812ae4 PB |
2359 | if (ext & (1 << 14)) { |
2360 | tcg_temp_free_i64(src); | |
2361 | } | |
e6e5906b PB |
2362 | if (round) { |
2363 | if (opmode & 0x40) { | |
2364 | if ((opmode & 0x4) != 0) | |
2365 | round = 0; | |
2366 | } else if ((s->fpcr & M68K_FPCR_PREC) == 0) { | |
2367 | round = 0; | |
2368 | } | |
2369 | } | |
2370 | if (round) { | |
a7812ae4 | 2371 | TCGv tmp = tcg_temp_new_i32(); |
e1f3808e PB |
2372 | gen_helper_f64_to_f32(tmp, cpu_env, res); |
2373 | gen_helper_f32_to_f64(res, cpu_env, tmp); | |
a7812ae4 | 2374 | tcg_temp_free_i32(tmp); |
5fafdf24 | 2375 | } |
e1f3808e | 2376 | tcg_gen_mov_f64(QREG_FP_RESULT, res); |
a7812ae4 | 2377 | if (set_dest) { |
e1f3808e | 2378 | tcg_gen_mov_f64(dest, res); |
e6e5906b | 2379 | } |
a7812ae4 | 2380 | tcg_temp_free_i64(res); |
e6e5906b PB |
2381 | return; |
2382 | undef: | |
a7812ae4 | 2383 | /* FIXME: Is this right for offset addressing modes? */ |
e6e5906b PB |
2384 | s->pc -= 2; |
2385 | disas_undef_fpu(s, insn); | |
2386 | } | |
2387 | ||
2388 | DISAS_INSN(fbcc) | |
2389 | { | |
2390 | uint32_t offset; | |
2391 | uint32_t addr; | |
e1f3808e | 2392 | TCGv flag; |
e6e5906b PB |
2393 | int l1; |
2394 | ||
2395 | addr = s->pc; | |
0633879f | 2396 | offset = ldsw_code(s->pc); |
e6e5906b PB |
2397 | s->pc += 2; |
2398 | if (insn & (1 << 6)) { | |
0633879f | 2399 | offset = (offset << 16) | lduw_code(s->pc); |
e6e5906b PB |
2400 | s->pc += 2; |
2401 | } | |
2402 | ||
2403 | l1 = gen_new_label(); | |
2404 | /* TODO: Raise BSUN exception. */ | |
a7812ae4 | 2405 | flag = tcg_temp_new(); |
e1f3808e | 2406 | gen_helper_compare_f64(flag, cpu_env, QREG_FP_RESULT); |
e6e5906b PB |
2407 | /* Jump to l1 if condition is true. */ |
2408 | switch (insn & 0xf) { | |
2409 | case 0: /* f */ | |
2410 | break; | |
2411 | case 1: /* eq (=0) */ | |
e1f3808e | 2412 | tcg_gen_brcond_i32(TCG_COND_EQ, flag, tcg_const_i32(0), l1); |
e6e5906b PB |
2413 | break; |
2414 | case 2: /* ogt (=1) */ | |
e1f3808e | 2415 | tcg_gen_brcond_i32(TCG_COND_EQ, flag, tcg_const_i32(1), l1); |
e6e5906b PB |
2416 | break; |
2417 | case 3: /* oge (=0 or =1) */ | |
e1f3808e | 2418 | tcg_gen_brcond_i32(TCG_COND_LEU, flag, tcg_const_i32(1), l1); |
e6e5906b PB |
2419 | break; |
2420 | case 4: /* olt (=-1) */ | |
e1f3808e | 2421 | tcg_gen_brcond_i32(TCG_COND_LT, flag, tcg_const_i32(0), l1); |
e6e5906b PB |
2422 | break; |
2423 | case 5: /* ole (=-1 or =0) */ | |
e1f3808e | 2424 | tcg_gen_brcond_i32(TCG_COND_LE, flag, tcg_const_i32(0), l1); |
e6e5906b PB |
2425 | break; |
2426 | case 6: /* ogl (=-1 or =1) */ | |
e1f3808e PB |
2427 | tcg_gen_andi_i32(flag, flag, 1); |
2428 | tcg_gen_brcond_i32(TCG_COND_NE, flag, tcg_const_i32(0), l1); | |
e6e5906b PB |
2429 | break; |
2430 | case 7: /* or (=2) */ | |
e1f3808e | 2431 | tcg_gen_brcond_i32(TCG_COND_EQ, flag, tcg_const_i32(2), l1); |
e6e5906b PB |
2432 | break; |
2433 | case 8: /* un (<2) */ | |
e1f3808e | 2434 | tcg_gen_brcond_i32(TCG_COND_LT, flag, tcg_const_i32(2), l1); |
e6e5906b PB |
2435 | break; |
2436 | case 9: /* ueq (=0 or =2) */ | |
e1f3808e PB |
2437 | tcg_gen_andi_i32(flag, flag, 1); |
2438 | tcg_gen_brcond_i32(TCG_COND_EQ, flag, tcg_const_i32(0), l1); | |
e6e5906b PB |
2439 | break; |
2440 | case 10: /* ugt (>0) */ | |
e1f3808e | 2441 | tcg_gen_brcond_i32(TCG_COND_GT, flag, tcg_const_i32(0), l1); |
e6e5906b PB |
2442 | break; |
2443 | case 11: /* uge (>=0) */ | |
e1f3808e | 2444 | tcg_gen_brcond_i32(TCG_COND_GE, flag, tcg_const_i32(0), l1); |
e6e5906b PB |
2445 | break; |
2446 | case 12: /* ult (=-1 or =2) */ | |
e1f3808e | 2447 | tcg_gen_brcond_i32(TCG_COND_GEU, flag, tcg_const_i32(2), l1); |
e6e5906b PB |
2448 | break; |
2449 | case 13: /* ule (!=1) */ | |
e1f3808e | 2450 | tcg_gen_brcond_i32(TCG_COND_NE, flag, tcg_const_i32(1), l1); |
e6e5906b PB |
2451 | break; |
2452 | case 14: /* ne (!=0) */ | |
e1f3808e | 2453 | tcg_gen_brcond_i32(TCG_COND_NE, flag, tcg_const_i32(0), l1); |
e6e5906b PB |
2454 | break; |
2455 | case 15: /* t */ | |
e1f3808e | 2456 | tcg_gen_br(l1); |
e6e5906b PB |
2457 | break; |
2458 | } | |
2459 | gen_jmp_tb(s, 0, s->pc); | |
2460 | gen_set_label(l1); | |
2461 | gen_jmp_tb(s, 1, addr + offset); | |
2462 | } | |
2463 | ||
0633879f PB |
2464 | DISAS_INSN(frestore) |
2465 | { | |
2466 | /* TODO: Implement frestore. */ | |
2467 | qemu_assert(0, "FRESTORE not implemented"); | |
2468 | } | |
2469 | ||
2470 | DISAS_INSN(fsave) | |
2471 | { | |
2472 | /* TODO: Implement fsave. */ | |
2473 | qemu_assert(0, "FSAVE not implemented"); | |
2474 | } | |
2475 | ||
e1f3808e | 2476 | static inline TCGv gen_mac_extract_word(DisasContext *s, TCGv val, int upper) |
acf930aa | 2477 | { |
a7812ae4 | 2478 | TCGv tmp = tcg_temp_new(); |
acf930aa PB |
2479 | if (s->env->macsr & MACSR_FI) { |
2480 | if (upper) | |
e1f3808e | 2481 | tcg_gen_andi_i32(tmp, val, 0xffff0000); |
acf930aa | 2482 | else |
e1f3808e | 2483 | tcg_gen_shli_i32(tmp, val, 16); |
acf930aa PB |
2484 | } else if (s->env->macsr & MACSR_SU) { |
2485 | if (upper) | |
e1f3808e | 2486 | tcg_gen_sari_i32(tmp, val, 16); |
acf930aa | 2487 | else |
e1f3808e | 2488 | tcg_gen_ext16s_i32(tmp, val); |
acf930aa PB |
2489 | } else { |
2490 | if (upper) | |
e1f3808e | 2491 | tcg_gen_shri_i32(tmp, val, 16); |
acf930aa | 2492 | else |
e1f3808e | 2493 | tcg_gen_ext16u_i32(tmp, val); |
acf930aa PB |
2494 | } |
2495 | return tmp; | |
2496 | } | |
2497 | ||
e1f3808e PB |
2498 | static void gen_mac_clear_flags(void) |
2499 | { | |
2500 | tcg_gen_andi_i32(QREG_MACSR, QREG_MACSR, | |
2501 | ~(MACSR_V | MACSR_Z | MACSR_N | MACSR_EV)); | |
2502 | } | |
2503 | ||
acf930aa PB |
2504 | DISAS_INSN(mac) |
2505 | { | |
e1f3808e PB |
2506 | TCGv rx; |
2507 | TCGv ry; | |
acf930aa PB |
2508 | uint16_t ext; |
2509 | int acc; | |
e1f3808e PB |
2510 | TCGv tmp; |
2511 | TCGv addr; | |
2512 | TCGv loadval; | |
acf930aa | 2513 | int dual; |
e1f3808e PB |
2514 | TCGv saved_flags; |
2515 | ||
a7812ae4 PB |
2516 | if (!s->done_mac) { |
2517 | s->mactmp = tcg_temp_new_i64(); | |
2518 | s->done_mac = 1; | |
2519 | } | |
acf930aa PB |
2520 | |
2521 | ext = lduw_code(s->pc); | |
2522 | s->pc += 2; | |
2523 | ||
2524 | acc = ((insn >> 7) & 1) | ((ext >> 3) & 2); | |
2525 | dual = ((insn & 0x30) != 0 && (ext & 3) != 0); | |
d315c888 PB |
2526 | if (dual && !m68k_feature(s->env, M68K_FEATURE_CF_EMAC_B)) { |
2527 | disas_undef(s, insn); | |
2528 | return; | |
2529 | } | |
acf930aa PB |
2530 | if (insn & 0x30) { |
2531 | /* MAC with load. */ | |
2532 | tmp = gen_lea(s, insn, OS_LONG); | |
a7812ae4 | 2533 | addr = tcg_temp_new(); |
e1f3808e | 2534 | tcg_gen_and_i32(addr, tmp, QREG_MAC_MASK); |
acf930aa PB |
2535 | /* Load the value now to ensure correct exception behavior. |
2536 | Perform writeback after reading the MAC inputs. */ | |
2537 | loadval = gen_load(s, OS_LONG, addr, 0); | |
2538 | ||
2539 | acc ^= 1; | |
2540 | rx = (ext & 0x8000) ? AREG(ext, 12) : DREG(insn, 12); | |
2541 | ry = (ext & 8) ? AREG(ext, 0) : DREG(ext, 0); | |
2542 | } else { | |
e1f3808e | 2543 | loadval = addr = NULL_QREG; |
acf930aa PB |
2544 | rx = (insn & 0x40) ? AREG(insn, 9) : DREG(insn, 9); |
2545 | ry = (insn & 8) ? AREG(insn, 0) : DREG(insn, 0); | |
2546 | } | |
2547 | ||
e1f3808e PB |
2548 | gen_mac_clear_flags(); |
2549 | #if 0 | |
acf930aa | 2550 | l1 = -1; |
e1f3808e | 2551 | /* Disabled because conditional branches clobber temporary vars. */ |
acf930aa PB |
2552 | if ((s->env->macsr & MACSR_OMC) != 0 && !dual) { |
2553 | /* Skip the multiply if we know we will ignore it. */ | |
2554 | l1 = gen_new_label(); | |
a7812ae4 | 2555 | tmp = tcg_temp_new(); |
e1f3808e | 2556 | tcg_gen_andi_i32(tmp, QREG_MACSR, 1 << (acc + 8)); |
acf930aa PB |
2557 | gen_op_jmp_nz32(tmp, l1); |
2558 | } | |
e1f3808e | 2559 | #endif |
acf930aa PB |
2560 | |
2561 | if ((ext & 0x0800) == 0) { | |
2562 | /* Word. */ | |
2563 | rx = gen_mac_extract_word(s, rx, (ext & 0x80) != 0); | |
2564 | ry = gen_mac_extract_word(s, ry, (ext & 0x40) != 0); | |
2565 | } | |
2566 | if (s->env->macsr & MACSR_FI) { | |
e1f3808e | 2567 | gen_helper_macmulf(s->mactmp, cpu_env, rx, ry); |
acf930aa PB |
2568 | } else { |
2569 | if (s->env->macsr & MACSR_SU) | |
e1f3808e | 2570 | gen_helper_macmuls(s->mactmp, cpu_env, rx, ry); |
acf930aa | 2571 | else |
e1f3808e | 2572 | gen_helper_macmulu(s->mactmp, cpu_env, rx, ry); |
acf930aa PB |
2573 | switch ((ext >> 9) & 3) { |
2574 | case 1: | |
e1f3808e | 2575 | tcg_gen_shli_i64(s->mactmp, s->mactmp, 1); |
acf930aa PB |
2576 | break; |
2577 | case 3: | |
e1f3808e | 2578 | tcg_gen_shri_i64(s->mactmp, s->mactmp, 1); |
acf930aa PB |
2579 | break; |
2580 | } | |
2581 | } | |
2582 | ||
2583 | if (dual) { | |
2584 | /* Save the overflow flag from the multiply. */ | |
a7812ae4 | 2585 | saved_flags = tcg_temp_new(); |
e1f3808e PB |
2586 | tcg_gen_mov_i32(saved_flags, QREG_MACSR); |
2587 | } else { | |
2588 | saved_flags = NULL_QREG; | |
acf930aa PB |
2589 | } |
2590 | ||
e1f3808e PB |
2591 | #if 0 |
2592 | /* Disabled because conditional branches clobber temporary vars. */ | |
acf930aa PB |
2593 | if ((s->env->macsr & MACSR_OMC) != 0 && dual) { |
2594 | /* Skip the accumulate if the value is already saturated. */ | |
2595 | l1 = gen_new_label(); | |
a7812ae4 | 2596 | tmp = tcg_temp_new(); |
acf930aa PB |
2597 | gen_op_and32(tmp, QREG_MACSR, gen_im32(MACSR_PAV0 << acc)); |
2598 | gen_op_jmp_nz32(tmp, l1); | |
2599 | } | |
e1f3808e | 2600 | #endif |
acf930aa PB |
2601 | |
2602 | if (insn & 0x100) | |
e1f3808e | 2603 | tcg_gen_sub_i64(MACREG(acc), MACREG(acc), s->mactmp); |
acf930aa | 2604 | else |
e1f3808e | 2605 | tcg_gen_add_i64(MACREG(acc), MACREG(acc), s->mactmp); |
acf930aa PB |
2606 | |
2607 | if (s->env->macsr & MACSR_FI) | |
e1f3808e | 2608 | gen_helper_macsatf(cpu_env, tcg_const_i32(acc)); |
acf930aa | 2609 | else if (s->env->macsr & MACSR_SU) |
e1f3808e | 2610 | gen_helper_macsats(cpu_env, tcg_const_i32(acc)); |
acf930aa | 2611 | else |
e1f3808e | 2612 | gen_helper_macsatu(cpu_env, tcg_const_i32(acc)); |
acf930aa | 2613 | |
e1f3808e PB |
2614 | #if 0 |
2615 | /* Disabled because conditional branches clobber temporary vars. */ | |
acf930aa PB |
2616 | if (l1 != -1) |
2617 | gen_set_label(l1); | |
e1f3808e | 2618 | #endif |
acf930aa PB |
2619 | |
2620 | if (dual) { | |
2621 | /* Dual accumulate variant. */ | |
2622 | acc = (ext >> 2) & 3; | |
2623 | /* Restore the overflow flag from the multiplier. */ | |
e1f3808e PB |
2624 | tcg_gen_mov_i32(QREG_MACSR, saved_flags); |
2625 | #if 0 | |
2626 | /* Disabled because conditional branches clobber temporary vars. */ | |
acf930aa PB |
2627 | if ((s->env->macsr & MACSR_OMC) != 0) { |
2628 | /* Skip the accumulate if the value is already saturated. */ | |
2629 | l1 = gen_new_label(); | |
a7812ae4 | 2630 | tmp = tcg_temp_new(); |
acf930aa PB |
2631 | gen_op_and32(tmp, QREG_MACSR, gen_im32(MACSR_PAV0 << acc)); |
2632 | gen_op_jmp_nz32(tmp, l1); | |
2633 | } | |
e1f3808e | 2634 | #endif |
acf930aa | 2635 | if (ext & 2) |
e1f3808e | 2636 | tcg_gen_sub_i64(MACREG(acc), MACREG(acc), s->mactmp); |
acf930aa | 2637 | else |
e1f3808e | 2638 | tcg_gen_add_i64(MACREG(acc), MACREG(acc), s->mactmp); |
acf930aa | 2639 | if (s->env->macsr & MACSR_FI) |
e1f3808e | 2640 | gen_helper_macsatf(cpu_env, tcg_const_i32(acc)); |
acf930aa | 2641 | else if (s->env->macsr & MACSR_SU) |
e1f3808e | 2642 | gen_helper_macsats(cpu_env, tcg_const_i32(acc)); |
acf930aa | 2643 | else |
e1f3808e PB |
2644 | gen_helper_macsatu(cpu_env, tcg_const_i32(acc)); |
2645 | #if 0 | |
2646 | /* Disabled because conditional branches clobber temporary vars. */ | |
acf930aa PB |
2647 | if (l1 != -1) |
2648 | gen_set_label(l1); | |
e1f3808e | 2649 | #endif |
acf930aa | 2650 | } |
e1f3808e | 2651 | gen_helper_mac_set_flags(cpu_env, tcg_const_i32(acc)); |
acf930aa PB |
2652 | |
2653 | if (insn & 0x30) { | |
e1f3808e | 2654 | TCGv rw; |
acf930aa | 2655 | rw = (insn & 0x40) ? AREG(insn, 9) : DREG(insn, 9); |
e1f3808e | 2656 | tcg_gen_mov_i32(rw, loadval); |
acf930aa PB |
2657 | /* FIXME: Should address writeback happen with the masked or |
2658 | unmasked value? */ | |
2659 | switch ((insn >> 3) & 7) { | |
2660 | case 3: /* Post-increment. */ | |
e1f3808e | 2661 | tcg_gen_addi_i32(AREG(insn, 0), addr, 4); |
acf930aa PB |
2662 | break; |
2663 | case 4: /* Pre-decrement. */ | |
e1f3808e | 2664 | tcg_gen_mov_i32(AREG(insn, 0), addr); |
acf930aa PB |
2665 | } |
2666 | } | |
2667 | } | |
2668 | ||
2669 | DISAS_INSN(from_mac) | |
2670 | { | |
e1f3808e | 2671 | TCGv rx; |
a7812ae4 | 2672 | TCGv_i64 acc; |
e1f3808e | 2673 | int accnum; |
acf930aa PB |
2674 | |
2675 | rx = (insn & 8) ? AREG(insn, 0) : DREG(insn, 0); | |
e1f3808e PB |
2676 | accnum = (insn >> 9) & 3; |
2677 | acc = MACREG(accnum); | |
acf930aa | 2678 | if (s->env->macsr & MACSR_FI) { |
a7812ae4 | 2679 | gen_helper_get_macf(rx, cpu_env, acc); |
acf930aa | 2680 | } else if ((s->env->macsr & MACSR_OMC) == 0) { |
e1f3808e | 2681 | tcg_gen_trunc_i64_i32(rx, acc); |
acf930aa | 2682 | } else if (s->env->macsr & MACSR_SU) { |
e1f3808e | 2683 | gen_helper_get_macs(rx, acc); |
acf930aa | 2684 | } else { |
e1f3808e PB |
2685 | gen_helper_get_macu(rx, acc); |
2686 | } | |
2687 | if (insn & 0x40) { | |
2688 | tcg_gen_movi_i64(acc, 0); | |
2689 | tcg_gen_andi_i32(QREG_MACSR, QREG_MACSR, ~(MACSR_PAV0 << accnum)); | |
acf930aa | 2690 | } |
acf930aa PB |
2691 | } |
2692 | ||
2693 | DISAS_INSN(move_mac) | |
2694 | { | |
e1f3808e | 2695 | /* FIXME: This can be done without a helper. */ |
acf930aa | 2696 | int src; |
e1f3808e | 2697 | TCGv dest; |
acf930aa | 2698 | src = insn & 3; |
e1f3808e PB |
2699 | dest = tcg_const_i32((insn >> 9) & 3); |
2700 | gen_helper_mac_move(cpu_env, dest, tcg_const_i32(src)); | |
2701 | gen_mac_clear_flags(); | |
2702 | gen_helper_mac_set_flags(cpu_env, dest); | |
acf930aa PB |
2703 | } |
2704 | ||
2705 | DISAS_INSN(from_macsr) | |
2706 | { | |
e1f3808e | 2707 | TCGv reg; |
acf930aa PB |
2708 | |
2709 | reg = (insn & 8) ? AREG(insn, 0) : DREG(insn, 0); | |
e1f3808e | 2710 | tcg_gen_mov_i32(reg, QREG_MACSR); |
acf930aa PB |
2711 | } |
2712 | ||
2713 | DISAS_INSN(from_mask) | |
2714 | { | |
e1f3808e | 2715 | TCGv reg; |
acf930aa | 2716 | reg = (insn & 8) ? AREG(insn, 0) : DREG(insn, 0); |
e1f3808e | 2717 | tcg_gen_mov_i32(reg, QREG_MAC_MASK); |
acf930aa PB |
2718 | } |
2719 | ||
2720 | DISAS_INSN(from_mext) | |
2721 | { | |
e1f3808e PB |
2722 | TCGv reg; |
2723 | TCGv acc; | |
acf930aa | 2724 | reg = (insn & 8) ? AREG(insn, 0) : DREG(insn, 0); |
e1f3808e | 2725 | acc = tcg_const_i32((insn & 0x400) ? 2 : 0); |
acf930aa | 2726 | if (s->env->macsr & MACSR_FI) |
e1f3808e | 2727 | gen_helper_get_mac_extf(reg, cpu_env, acc); |
acf930aa | 2728 | else |
e1f3808e | 2729 | gen_helper_get_mac_exti(reg, cpu_env, acc); |
acf930aa PB |
2730 | } |
2731 | ||
2732 | DISAS_INSN(macsr_to_ccr) | |
2733 | { | |
e1f3808e PB |
2734 | tcg_gen_movi_i32(QREG_CC_X, 0); |
2735 | tcg_gen_andi_i32(QREG_CC_DEST, QREG_MACSR, 0xf); | |
acf930aa PB |
2736 | s->cc_op = CC_OP_FLAGS; |
2737 | } | |
2738 | ||
2739 | DISAS_INSN(to_mac) | |
2740 | { | |
a7812ae4 | 2741 | TCGv_i64 acc; |
e1f3808e PB |
2742 | TCGv val; |
2743 | int accnum; | |
2744 | accnum = (insn >> 9) & 3; | |
2745 | acc = MACREG(accnum); | |
acf930aa PB |
2746 | SRC_EA(val, OS_LONG, 0, NULL); |
2747 | if (s->env->macsr & MACSR_FI) { | |
e1f3808e PB |
2748 | tcg_gen_ext_i32_i64(acc, val); |
2749 | tcg_gen_shli_i64(acc, acc, 8); | |
acf930aa | 2750 | } else if (s->env->macsr & MACSR_SU) { |
e1f3808e | 2751 | tcg_gen_ext_i32_i64(acc, val); |
acf930aa | 2752 | } else { |
e1f3808e | 2753 | tcg_gen_extu_i32_i64(acc, val); |
acf930aa | 2754 | } |
e1f3808e PB |
2755 | tcg_gen_andi_i32(QREG_MACSR, QREG_MACSR, ~(MACSR_PAV0 << accnum)); |
2756 | gen_mac_clear_flags(); | |
2757 | gen_helper_mac_set_flags(cpu_env, tcg_const_i32(accnum)); | |
acf930aa PB |
2758 | } |
2759 | ||
2760 | DISAS_INSN(to_macsr) | |
2761 | { | |
e1f3808e | 2762 | TCGv val; |
acf930aa | 2763 | SRC_EA(val, OS_LONG, 0, NULL); |
e1f3808e | 2764 | gen_helper_set_macsr(cpu_env, val); |
acf930aa PB |
2765 | gen_lookup_tb(s); |
2766 | } | |
2767 | ||
2768 | DISAS_INSN(to_mask) | |
2769 | { | |
e1f3808e | 2770 | TCGv val; |
acf930aa | 2771 | SRC_EA(val, OS_LONG, 0, NULL); |
e1f3808e | 2772 | tcg_gen_ori_i32(QREG_MAC_MASK, val, 0xffff0000); |
acf930aa PB |
2773 | } |
2774 | ||
2775 | DISAS_INSN(to_mext) | |
2776 | { | |
e1f3808e PB |
2777 | TCGv val; |
2778 | TCGv acc; | |
acf930aa | 2779 | SRC_EA(val, OS_LONG, 0, NULL); |
e1f3808e | 2780 | acc = tcg_const_i32((insn & 0x400) ? 2 : 0); |
acf930aa | 2781 | if (s->env->macsr & MACSR_FI) |
e1f3808e | 2782 | gen_helper_set_mac_extf(cpu_env, val, acc); |
acf930aa | 2783 | else if (s->env->macsr & MACSR_SU) |
e1f3808e | 2784 | gen_helper_set_mac_exts(cpu_env, val, acc); |
acf930aa | 2785 | else |
e1f3808e | 2786 | gen_helper_set_mac_extu(cpu_env, val, acc); |
acf930aa PB |
2787 | } |
2788 | ||
e6e5906b PB |
2789 | static disas_proc opcode_table[65536]; |
2790 | ||
2791 | static void | |
2792 | register_opcode (disas_proc proc, uint16_t opcode, uint16_t mask) | |
2793 | { | |
2794 | int i; | |
2795 | int from; | |
2796 | int to; | |
2797 | ||
2798 | /* Sanity check. All set bits must be included in the mask. */ | |
5fc4adf6 PB |
2799 | if (opcode & ~mask) { |
2800 | fprintf(stderr, | |
2801 | "qemu internal error: bogus opcode definition %04x/%04x\n", | |
2802 | opcode, mask); | |
e6e5906b | 2803 | abort(); |
5fc4adf6 | 2804 | } |
e6e5906b PB |
2805 | /* This could probably be cleverer. For now just optimize the case where |
2806 | the top bits are known. */ | |
2807 | /* Find the first zero bit in the mask. */ | |
2808 | i = 0x8000; | |
2809 | while ((i & mask) != 0) | |
2810 | i >>= 1; | |
2811 | /* Iterate over all combinations of this and lower bits. */ | |
2812 | if (i == 0) | |
2813 | i = 1; | |
2814 | else | |
2815 | i <<= 1; | |
2816 | from = opcode & ~(i - 1); | |
2817 | to = from + i; | |
0633879f | 2818 | for (i = from; i < to; i++) { |
e6e5906b PB |
2819 | if ((i & mask) == opcode) |
2820 | opcode_table[i] = proc; | |
0633879f | 2821 | } |
e6e5906b PB |
2822 | } |
2823 | ||
2824 | /* Register m68k opcode handlers. Order is important. | |
2825 | Later insn override earlier ones. */ | |
0402f767 | 2826 | void register_m68k_insns (CPUM68KState *env) |
e6e5906b | 2827 | { |
d315c888 | 2828 | #define INSN(name, opcode, mask, feature) do { \ |
0402f767 | 2829 | if (m68k_feature(env, M68K_FEATURE_##feature)) \ |
d315c888 PB |
2830 | register_opcode(disas_##name, 0x##opcode, 0x##mask); \ |
2831 | } while(0) | |
0402f767 PB |
2832 | INSN(undef, 0000, 0000, CF_ISA_A); |
2833 | INSN(arith_im, 0080, fff8, CF_ISA_A); | |
d315c888 | 2834 | INSN(bitrev, 00c0, fff8, CF_ISA_APLUSC); |
0402f767 PB |
2835 | INSN(bitop_reg, 0100, f1c0, CF_ISA_A); |
2836 | INSN(bitop_reg, 0140, f1c0, CF_ISA_A); | |
2837 | INSN(bitop_reg, 0180, f1c0, CF_ISA_A); | |
2838 | INSN(bitop_reg, 01c0, f1c0, CF_ISA_A); | |
2839 | INSN(arith_im, 0280, fff8, CF_ISA_A); | |
d315c888 | 2840 | INSN(byterev, 02c0, fff8, CF_ISA_APLUSC); |
0402f767 | 2841 | INSN(arith_im, 0480, fff8, CF_ISA_A); |
d315c888 | 2842 | INSN(ff1, 04c0, fff8, CF_ISA_APLUSC); |
0402f767 PB |
2843 | INSN(arith_im, 0680, fff8, CF_ISA_A); |
2844 | INSN(bitop_im, 0800, ffc0, CF_ISA_A); | |
2845 | INSN(bitop_im, 0840, ffc0, CF_ISA_A); | |
2846 | INSN(bitop_im, 0880, ffc0, CF_ISA_A); | |
2847 | INSN(bitop_im, 08c0, ffc0, CF_ISA_A); | |
2848 | INSN(arith_im, 0a80, fff8, CF_ISA_A); | |
2849 | INSN(arith_im, 0c00, ff38, CF_ISA_A); | |
2850 | INSN(move, 1000, f000, CF_ISA_A); | |
2851 | INSN(move, 2000, f000, CF_ISA_A); | |
2852 | INSN(move, 3000, f000, CF_ISA_A); | |
d315c888 | 2853 | INSN(strldsr, 40e7, ffff, CF_ISA_APLUSC); |
0402f767 PB |
2854 | INSN(negx, 4080, fff8, CF_ISA_A); |
2855 | INSN(move_from_sr, 40c0, fff8, CF_ISA_A); | |
2856 | INSN(lea, 41c0, f1c0, CF_ISA_A); | |
2857 | INSN(clr, 4200, ff00, CF_ISA_A); | |
2858 | INSN(undef, 42c0, ffc0, CF_ISA_A); | |
2859 | INSN(move_from_ccr, 42c0, fff8, CF_ISA_A); | |
2860 | INSN(neg, 4480, fff8, CF_ISA_A); | |
2861 | INSN(move_to_ccr, 44c0, ffc0, CF_ISA_A); | |
2862 | INSN(not, 4680, fff8, CF_ISA_A); | |
2863 | INSN(move_to_sr, 46c0, ffc0, CF_ISA_A); | |
2864 | INSN(pea, 4840, ffc0, CF_ISA_A); | |
2865 | INSN(swap, 4840, fff8, CF_ISA_A); | |
2866 | INSN(movem, 48c0, fbc0, CF_ISA_A); | |
2867 | INSN(ext, 4880, fff8, CF_ISA_A); | |
2868 | INSN(ext, 48c0, fff8, CF_ISA_A); | |
2869 | INSN(ext, 49c0, fff8, CF_ISA_A); | |
2870 | INSN(tst, 4a00, ff00, CF_ISA_A); | |
2871 | INSN(tas, 4ac0, ffc0, CF_ISA_B); | |
2872 | INSN(halt, 4ac8, ffff, CF_ISA_A); | |
2873 | INSN(pulse, 4acc, ffff, CF_ISA_A); | |
2874 | INSN(illegal, 4afc, ffff, CF_ISA_A); | |
2875 | INSN(mull, 4c00, ffc0, CF_ISA_A); | |
2876 | INSN(divl, 4c40, ffc0, CF_ISA_A); | |
2877 | INSN(sats, 4c80, fff8, CF_ISA_B); | |
2878 | INSN(trap, 4e40, fff0, CF_ISA_A); | |
2879 | INSN(link, 4e50, fff8, CF_ISA_A); | |
2880 | INSN(unlk, 4e58, fff8, CF_ISA_A); | |
20dcee94 PB |
2881 | INSN(move_to_usp, 4e60, fff8, USP); |
2882 | INSN(move_from_usp, 4e68, fff8, USP); | |
0402f767 PB |
2883 | INSN(nop, 4e71, ffff, CF_ISA_A); |
2884 | INSN(stop, 4e72, ffff, CF_ISA_A); | |
2885 | INSN(rte, 4e73, ffff, CF_ISA_A); | |
2886 | INSN(rts, 4e75, ffff, CF_ISA_A); | |
2887 | INSN(movec, 4e7b, ffff, CF_ISA_A); | |
2888 | INSN(jump, 4e80, ffc0, CF_ISA_A); | |
2889 | INSN(jump, 4ec0, ffc0, CF_ISA_A); | |
2890 | INSN(addsubq, 5180, f1c0, CF_ISA_A); | |
2891 | INSN(scc, 50c0, f0f8, CF_ISA_A); | |
2892 | INSN(addsubq, 5080, f1c0, CF_ISA_A); | |
2893 | INSN(tpf, 51f8, fff8, CF_ISA_A); | |
d315c888 PB |
2894 | |
2895 | /* Branch instructions. */ | |
0402f767 | 2896 | INSN(branch, 6000, f000, CF_ISA_A); |
d315c888 PB |
2897 | /* Disable long branch instructions, then add back the ones we want. */ |
2898 | INSN(undef, 60ff, f0ff, CF_ISA_A); /* All long branches. */ | |
2899 | INSN(branch, 60ff, f0ff, CF_ISA_B); | |
2900 | INSN(undef, 60ff, ffff, CF_ISA_B); /* bra.l */ | |
2901 | INSN(branch, 60ff, ffff, BRAL); | |
2902 | ||
0402f767 PB |
2903 | INSN(moveq, 7000, f100, CF_ISA_A); |
2904 | INSN(mvzs, 7100, f100, CF_ISA_B); | |
2905 | INSN(or, 8000, f000, CF_ISA_A); | |
2906 | INSN(divw, 80c0, f0c0, CF_ISA_A); | |
2907 | INSN(addsub, 9000, f000, CF_ISA_A); | |
2908 | INSN(subx, 9180, f1f8, CF_ISA_A); | |
2909 | INSN(suba, 91c0, f1c0, CF_ISA_A); | |
acf930aa | 2910 | |
0402f767 | 2911 | INSN(undef_mac, a000, f000, CF_ISA_A); |
acf930aa PB |
2912 | INSN(mac, a000, f100, CF_EMAC); |
2913 | INSN(from_mac, a180, f9b0, CF_EMAC); | |
2914 | INSN(move_mac, a110, f9fc, CF_EMAC); | |
2915 | INSN(from_macsr,a980, f9f0, CF_EMAC); | |
2916 | INSN(from_mask, ad80, fff0, CF_EMAC); | |
2917 | INSN(from_mext, ab80, fbf0, CF_EMAC); | |
2918 | INSN(macsr_to_ccr, a9c0, ffff, CF_EMAC); | |
2919 | INSN(to_mac, a100, f9c0, CF_EMAC); | |
2920 | INSN(to_macsr, a900, ffc0, CF_EMAC); | |
2921 | INSN(to_mext, ab00, fbc0, CF_EMAC); | |
2922 | INSN(to_mask, ad00, ffc0, CF_EMAC); | |
2923 | ||
0402f767 PB |
2924 | INSN(mov3q, a140, f1c0, CF_ISA_B); |
2925 | INSN(cmp, b000, f1c0, CF_ISA_B); /* cmp.b */ | |
2926 | INSN(cmp, b040, f1c0, CF_ISA_B); /* cmp.w */ | |
2927 | INSN(cmpa, b0c0, f1c0, CF_ISA_B); /* cmpa.w */ | |
2928 | INSN(cmp, b080, f1c0, CF_ISA_A); | |
2929 | INSN(cmpa, b1c0, f1c0, CF_ISA_A); | |
2930 | INSN(eor, b180, f1c0, CF_ISA_A); | |
2931 | INSN(and, c000, f000, CF_ISA_A); | |
2932 | INSN(mulw, c0c0, f0c0, CF_ISA_A); | |
2933 | INSN(addsub, d000, f000, CF_ISA_A); | |
2934 | INSN(addx, d180, f1f8, CF_ISA_A); | |
2935 | INSN(adda, d1c0, f1c0, CF_ISA_A); | |
2936 | INSN(shift_im, e080, f0f0, CF_ISA_A); | |
2937 | INSN(shift_reg, e0a0, f0f0, CF_ISA_A); | |
2938 | INSN(undef_fpu, f000, f000, CF_ISA_A); | |
e6e5906b PB |
2939 | INSN(fpu, f200, ffc0, CF_FPU); |
2940 | INSN(fbcc, f280, ffc0, CF_FPU); | |
0633879f PB |
2941 | INSN(frestore, f340, ffc0, CF_FPU); |
2942 | INSN(fsave, f340, ffc0, CF_FPU); | |
0402f767 PB |
2943 | INSN(intouch, f340, ffc0, CF_ISA_A); |
2944 | INSN(cpushl, f428, ff38, CF_ISA_A); | |
2945 | INSN(wddata, fb00, ff00, CF_ISA_A); | |
2946 | INSN(wdebug, fbc0, ffc0, CF_ISA_A); | |
e6e5906b PB |
2947 | #undef INSN |
2948 | } | |
2949 | ||
2950 | /* ??? Some of this implementation is not exception safe. We should always | |
2951 | write back the result to memory before setting the condition codes. */ | |
2952 | static void disas_m68k_insn(CPUState * env, DisasContext *s) | |
2953 | { | |
2954 | uint16_t insn; | |
2955 | ||
0633879f | 2956 | insn = lduw_code(s->pc); |
e6e5906b PB |
2957 | s->pc += 2; |
2958 | ||
2959 | opcode_table[insn](s, insn); | |
2960 | } | |
2961 | ||
e6e5906b | 2962 | /* generate intermediate code for basic block 'tb'. */ |
2cfc5f17 | 2963 | static inline void |
820e00f2 TS |
2964 | gen_intermediate_code_internal(CPUState *env, TranslationBlock *tb, |
2965 | int search_pc) | |
e6e5906b PB |
2966 | { |
2967 | DisasContext dc1, *dc = &dc1; | |
2968 | uint16_t *gen_opc_end; | |
a1d1bb31 | 2969 | CPUBreakpoint *bp; |
e6e5906b PB |
2970 | int j, lj; |
2971 | target_ulong pc_start; | |
2972 | int pc_offset; | |
2973 | int last_cc_op; | |
2e70f6ef PB |
2974 | int num_insns; |
2975 | int max_insns; | |
e6e5906b PB |
2976 | |
2977 | /* generate intermediate code */ | |
2978 | pc_start = tb->pc; | |
3b46e624 | 2979 | |
e6e5906b PB |
2980 | dc->tb = tb; |
2981 | ||
e6e5906b | 2982 | gen_opc_end = gen_opc_buf + OPC_MAX_SIZE; |
e6e5906b | 2983 | |
e6dbd3b3 | 2984 | dc->env = env; |
e6e5906b PB |
2985 | dc->is_jmp = DISAS_NEXT; |
2986 | dc->pc = pc_start; | |
2987 | dc->cc_op = CC_OP_DYNAMIC; | |
2988 | dc->singlestep_enabled = env->singlestep_enabled; | |
2989 | dc->fpcr = env->fpcr; | |
0633879f | 2990 | dc->user = (env->sr & SR_S) == 0; |
c9bac22c | 2991 | dc->is_mem = 0; |
a7812ae4 | 2992 | dc->done_mac = 0; |
e6e5906b | 2993 | lj = -1; |
2e70f6ef PB |
2994 | num_insns = 0; |
2995 | max_insns = tb->cflags & CF_COUNT_MASK; | |
2996 | if (max_insns == 0) | |
2997 | max_insns = CF_COUNT_MASK; | |
2998 | ||
2999 | gen_icount_start(); | |
e6e5906b | 3000 | do { |
e6e5906b PB |
3001 | pc_offset = dc->pc - pc_start; |
3002 | gen_throws_exception = NULL; | |
c0ce998e AL |
3003 | if (unlikely(!TAILQ_EMPTY(&env->breakpoints))) { |
3004 | TAILQ_FOREACH(bp, &env->breakpoints, entry) { | |
a1d1bb31 | 3005 | if (bp->pc == dc->pc) { |
e6e5906b PB |
3006 | gen_exception(dc, dc->pc, EXCP_DEBUG); |
3007 | dc->is_jmp = DISAS_JUMP; | |
3008 | break; | |
3009 | } | |
3010 | } | |
3011 | if (dc->is_jmp) | |
3012 | break; | |
3013 | } | |
3014 | if (search_pc) { | |
3015 | j = gen_opc_ptr - gen_opc_buf; | |
3016 | if (lj < j) { | |
3017 | lj++; | |
3018 | while (lj < j) | |
3019 | gen_opc_instr_start[lj++] = 0; | |
3020 | } | |
3021 | gen_opc_pc[lj] = dc->pc; | |
3022 | gen_opc_instr_start[lj] = 1; | |
2e70f6ef | 3023 | gen_opc_icount[lj] = num_insns; |
e6e5906b | 3024 | } |
2e70f6ef PB |
3025 | if (num_insns + 1 == max_insns && (tb->cflags & CF_LAST_IO)) |
3026 | gen_io_start(); | |
e6e5906b | 3027 | last_cc_op = dc->cc_op; |
510ff0b7 | 3028 | dc->insn_pc = dc->pc; |
e6e5906b | 3029 | disas_m68k_insn(env, dc); |
2e70f6ef | 3030 | num_insns++; |
e6e5906b PB |
3031 | } while (!dc->is_jmp && gen_opc_ptr < gen_opc_end && |
3032 | !env->singlestep_enabled && | |
1b530a6d | 3033 | !singlestep && |
2e70f6ef PB |
3034 | (pc_offset) < (TARGET_PAGE_SIZE - 32) && |
3035 | num_insns < max_insns); | |
e6e5906b | 3036 | |
2e70f6ef PB |
3037 | if (tb->cflags & CF_LAST_IO) |
3038 | gen_io_end(); | |
551bd27f | 3039 | if (unlikely(env->singlestep_enabled)) { |
e6e5906b PB |
3040 | /* Make sure the pc is updated, and raise a debug exception. */ |
3041 | if (!dc->is_jmp) { | |
3042 | gen_flush_cc_op(dc); | |
e1f3808e | 3043 | tcg_gen_movi_i32(QREG_PC, dc->pc); |
e6e5906b | 3044 | } |
e1f3808e | 3045 | gen_helper_raise_exception(tcg_const_i32(EXCP_DEBUG)); |
e6e5906b PB |
3046 | } else { |
3047 | switch(dc->is_jmp) { | |
3048 | case DISAS_NEXT: | |
3049 | gen_flush_cc_op(dc); | |
3050 | gen_jmp_tb(dc, 0, dc->pc); | |
3051 | break; | |
3052 | default: | |
3053 | case DISAS_JUMP: | |
3054 | case DISAS_UPDATE: | |
3055 | gen_flush_cc_op(dc); | |
3056 | /* indicate that the hash table must be used to find the next TB */ | |
57fec1fe | 3057 | tcg_gen_exit_tb(0); |
e6e5906b PB |
3058 | break; |
3059 | case DISAS_TB_JUMP: | |
3060 | /* nothing more to generate */ | |
3061 | break; | |
3062 | } | |
3063 | } | |
2e70f6ef | 3064 | gen_icount_end(tb, num_insns); |
e6e5906b PB |
3065 | *gen_opc_ptr = INDEX_op_end; |
3066 | ||
3067 | #ifdef DEBUG_DISAS | |
8fec2b8c | 3068 | if (qemu_loglevel_mask(CPU_LOG_TB_IN_ASM)) { |
93fcfe39 AL |
3069 | qemu_log("----------------\n"); |
3070 | qemu_log("IN: %s\n", lookup_symbol(pc_start)); | |
3071 | log_target_disas(pc_start, dc->pc - pc_start, 0); | |
3072 | qemu_log("\n"); | |
e6e5906b PB |
3073 | } |
3074 | #endif | |
3075 | if (search_pc) { | |
3076 | j = gen_opc_ptr - gen_opc_buf; | |
3077 | lj++; | |
3078 | while (lj <= j) | |
3079 | gen_opc_instr_start[lj++] = 0; | |
e6e5906b PB |
3080 | } else { |
3081 | tb->size = dc->pc - pc_start; | |
2e70f6ef | 3082 | tb->icount = num_insns; |
e6e5906b PB |
3083 | } |
3084 | ||
3085 | //optimize_flags(); | |
3086 | //expand_target_qops(); | |
e6e5906b PB |
3087 | } |
3088 | ||
2cfc5f17 | 3089 | void gen_intermediate_code(CPUState *env, TranslationBlock *tb) |
e6e5906b | 3090 | { |
2cfc5f17 | 3091 | gen_intermediate_code_internal(env, tb, 0); |
e6e5906b PB |
3092 | } |
3093 | ||
2cfc5f17 | 3094 | void gen_intermediate_code_pc(CPUState *env, TranslationBlock *tb) |
e6e5906b | 3095 | { |
2cfc5f17 | 3096 | gen_intermediate_code_internal(env, tb, 1); |
e6e5906b PB |
3097 | } |
3098 | ||
5fafdf24 | 3099 | void cpu_dump_state(CPUState *env, FILE *f, |
e6e5906b PB |
3100 | int (*cpu_fprintf)(FILE *f, const char *fmt, ...), |
3101 | int flags) | |
3102 | { | |
3103 | int i; | |
3104 | uint16_t sr; | |
3105 | CPU_DoubleU u; | |
3106 | for (i = 0; i < 8; i++) | |
3107 | { | |
3108 | u.d = env->fregs[i]; | |
3109 | cpu_fprintf (f, "D%d = %08x A%d = %08x F%d = %08x%08x (%12g)\n", | |
3110 | i, env->dregs[i], i, env->aregs[i], | |
8fc7cc58 | 3111 | i, u.l.upper, u.l.lower, *(double *)&u.d); |
e6e5906b PB |
3112 | } |
3113 | cpu_fprintf (f, "PC = %08x ", env->pc); | |
3114 | sr = env->sr; | |
3115 | cpu_fprintf (f, "SR = %04x %c%c%c%c%c ", sr, (sr & 0x10) ? 'X' : '-', | |
3116 | (sr & CCF_N) ? 'N' : '-', (sr & CCF_Z) ? 'Z' : '-', | |
3117 | (sr & CCF_V) ? 'V' : '-', (sr & CCF_C) ? 'C' : '-'); | |
8fc7cc58 | 3118 | cpu_fprintf (f, "FPRESULT = %12g\n", *(double *)&env->fp_result); |
e6e5906b PB |
3119 | } |
3120 | ||
d2856f1a AJ |
3121 | void gen_pc_load(CPUState *env, TranslationBlock *tb, |
3122 | unsigned long searched_pc, int pc_pos, void *puc) | |
3123 | { | |
3124 | env->pc = gen_opc_pc[pc_pos]; | |
3125 | } |