]> git.proxmox.com Git - mirror_qemu.git/blame - target-ppc/cpu.h
projects / mirror_qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
ppc: Introduce a function to look up CPU alias strings
[mirror_qemu.git] / target-ppc / cpu.h
CommitLineData
79aceca5 1/*
3fc6c082 2 * PowerPC emulation cpu definitions for qemu.
5fafdf24 3 *
76a66253 4 * Copyright (c) 2003-2007 Jocelyn Mayer
79aceca5
FB		 5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
8167ee88 17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
79aceca5 18 */
07f5a258
MA		 19
20#ifndef PPC_CPU_H
21#define PPC_CPU_H
79aceca5 22
9a78eead 23#include "qemu-common.h"
3fc6c082 24
a4f30719
JM		 25//#define PPC_EMULATE_32BITS_HYPV
26
76a66253 27#if defined (TARGET_PPC64)
3cd7d1dd 28/* PowerPC 64 definitions */
d9d7210c 29#define TARGET_LONG_BITS 64
35cdaad6 30#define TARGET_PAGE_BITS 12
3cd7d1dd 31
52705890
RH		 32/* Note that the official physical address space bits is 62-M where M
33 is implementation dependent. I've not looked up M for the set of
34 cpus we emulate at the system level. */
35#define TARGET_PHYS_ADDR_SPACE_BITS 62
36
37/* Note that the PPC environment architecture talks about 80 bit virtual
38 addresses, with segmentation. Obviously that's not all visible to a
39 single process, which is all we're concerned with here. */
40#ifdef TARGET_ABI32
41# define TARGET_VIRT_ADDR_SPACE_BITS 32
42#else
43# define TARGET_VIRT_ADDR_SPACE_BITS 64
44#endif
45
ad3e67d0 46#define TARGET_PAGE_BITS_64K 16
81762d6d
DG		 47#define TARGET_PAGE_BITS_16M 24
48
3cd7d1dd
JM		 49#else /* defined (TARGET_PPC64) */
50/* PowerPC 32 definitions */
d9d7210c 51#define TARGET_LONG_BITS 32
3cd7d1dd
JM		 52
53#if defined(TARGET_PPCEMB)
54/* Specific definitions for PowerPC embedded */
55/* BookE have 36 bits physical address space */
3cd7d1dd
JM		 56#if defined(CONFIG_USER_ONLY)
57/* It looks like a lot of Linux programs assume page size
58 * is 4kB long. This is evil, but we have to deal with it...
59 */
35cdaad6 60#define TARGET_PAGE_BITS 12
3cd7d1dd
JM		 61#else /* defined(CONFIG_USER_ONLY) */
62/* Pages can be 1 kB small */
63#define TARGET_PAGE_BITS 10
64#endif /* defined(CONFIG_USER_ONLY) */
65#else /* defined(TARGET_PPCEMB) */
66/* "standard" PowerPC 32 definitions */
67#define TARGET_PAGE_BITS 12
68#endif /* defined(TARGET_PPCEMB) */
69
8b242eba 70#define TARGET_PHYS_ADDR_SPACE_BITS 36
52705890
RH		 71#define TARGET_VIRT_ADDR_SPACE_BITS 32
72
3cd7d1dd 73#endif /* defined (TARGET_PPC64) */
3cf1e035 74
9349b4f9 75#define CPUArchState struct CPUPPCState
c2764719 76
022c62cb 77#include "exec/cpu-defs.h"
2d34fe39 78#include "cpu-qom.h"
6b4c305c 79#include "fpu/softfloat.h"
4ecc3190 80
7f70c937 81#if defined (TARGET_PPC64)
4ecd4d16 82#define PPC_ELF_MACHINE EM_PPC64
76a66253 83#else
4ecd4d16 84#define PPC_ELF_MACHINE EM_PPC
76a66253 85#endif
9042c0e2 86
e1833e1f
JM		 87/*****************************************************************************/
88/* Exception vectors definitions */
89enum {
90 POWERPC_EXCP_NONE = -1,
91 /* The 64 first entries are used by the PowerPC embedded specification */
92 POWERPC_EXCP_CRITICAL = 0, /* Critical input */
93 POWERPC_EXCP_MCHECK = 1, /* Machine check exception */
94 POWERPC_EXCP_DSI = 2, /* Data storage exception */
95 POWERPC_EXCP_ISI = 3, /* Instruction storage exception */
96 POWERPC_EXCP_EXTERNAL = 4, /* External input */
97 POWERPC_EXCP_ALIGN = 5, /* Alignment exception */
98 POWERPC_EXCP_PROGRAM = 6, /* Program exception */
99 POWERPC_EXCP_FPU = 7, /* Floating-point unavailable exception */
100 POWERPC_EXCP_SYSCALL = 8, /* System call exception */
101 POWERPC_EXCP_APU = 9, /* Auxiliary processor unavailable */
102 POWERPC_EXCP_DECR = 10, /* Decrementer exception */
103 POWERPC_EXCP_FIT = 11, /* Fixed-interval timer interrupt */
104 POWERPC_EXCP_WDT = 12, /* Watchdog timer interrupt */
b4095fed
JM		 105 POWERPC_EXCP_DTLB = 13, /* Data TLB miss */
106 POWERPC_EXCP_ITLB = 14, /* Instruction TLB miss */
e1833e1f
JM		 107 POWERPC_EXCP_DEBUG = 15, /* Debug interrupt */
108 /* Vectors 16 to 31 are reserved */
e1833e1f
JM		 109 POWERPC_EXCP_SPEU = 32, /* SPE/embedded floating-point unavailable */
110 POWERPC_EXCP_EFPDI = 33, /* Embedded floating-point data interrupt */
111 POWERPC_EXCP_EFPRI = 34, /* Embedded floating-point round interrupt */
112 POWERPC_EXCP_EPERFM = 35, /* Embedded performance monitor interrupt */
113 POWERPC_EXCP_DOORI = 36, /* Embedded doorbell interrupt */
114 POWERPC_EXCP_DOORCI = 37, /* Embedded doorbell critical interrupt */
0ef654e3
AG		 115 POWERPC_EXCP_GDOORI = 38, /* Embedded guest doorbell interrupt */
116 POWERPC_EXCP_GDOORCI = 39, /* Embedded guest doorbell critical interrupt*/
117 POWERPC_EXCP_HYPPRIV = 41, /* Embedded hypervisor priv instruction */
118 /* Vectors 42 to 63 are reserved */
e1833e1f 119 /* Exceptions defined in the PowerPC server specification */
f03a1af5
BH		 120 /* Server doorbell variants */
121#define POWERPC_EXCP_SDOOR POWERPC_EXCP_GDOORI
122#define POWERPC_EXCP_SDOOR_HV POWERPC_EXCP_DOORI
e1833e1f 123 POWERPC_EXCP_RESET = 64, /* System reset exception */
e1833e1f
JM		 124 POWERPC_EXCP_DSEG = 65, /* Data segment exception */
125 POWERPC_EXCP_ISEG = 66, /* Instruction segment exception */
e1833e1f 126 POWERPC_EXCP_HDECR = 67, /* Hypervisor decrementer exception */
e1833e1f 127 POWERPC_EXCP_TRACE = 68, /* Trace exception */
e1833e1f
JM		 128 POWERPC_EXCP_HDSI = 69, /* Hypervisor data storage exception */
129 POWERPC_EXCP_HISI = 70, /* Hypervisor instruction storage exception */
130 POWERPC_EXCP_HDSEG = 71, /* Hypervisor data segment exception */
131 POWERPC_EXCP_HISEG = 72, /* Hypervisor instruction segment exception */
e1833e1f
JM		 132 POWERPC_EXCP_VPU = 73, /* Vector unavailable exception */
133 /* 40x specific exceptions */
134 POWERPC_EXCP_PIT = 74, /* Programmable interval timer interrupt */
135 /* 601 specific exceptions */
136 POWERPC_EXCP_IO = 75, /* IO error exception */
137 POWERPC_EXCP_RUNM = 76, /* Run mode exception */
138 /* 602 specific exceptions */
139 POWERPC_EXCP_EMUL = 77, /* Emulation trap exception */
140 /* 602/603 specific exceptions */
b4095fed 141 POWERPC_EXCP_IFTLB = 78, /* Instruction fetch TLB miss */
e1833e1f
JM		 142 POWERPC_EXCP_DLTLB = 79, /* Data load TLB miss */
143 POWERPC_EXCP_DSTLB = 80, /* Data store TLB miss */
144 /* Exceptions available on most PowerPC */
145 POWERPC_EXCP_FPA = 81, /* Floating-point assist exception */
b4095fed
JM		 146 POWERPC_EXCP_DABR = 82, /* Data address breakpoint */
147 POWERPC_EXCP_IABR = 83, /* Instruction address breakpoint */
148 POWERPC_EXCP_SMI = 84, /* System management interrupt */
149 POWERPC_EXCP_PERFM = 85, /* Embedded performance monitor interrupt */
e1833e1f 150 /* 7xx/74xx specific exceptions */
b4095fed 151 POWERPC_EXCP_THERM = 86, /* Thermal interrupt */
e1833e1f 152 /* 74xx specific exceptions */
b4095fed 153 POWERPC_EXCP_VPUA = 87, /* Vector assist exception */
e1833e1f 154 /* 970FX specific exceptions */
b4095fed
JM		 155 POWERPC_EXCP_SOFTP = 88, /* Soft patch exception */
156 POWERPC_EXCP_MAINT = 89, /* Maintenance exception */
5b46d07d 157 /* Freescale embedded cores specific exceptions */
b4095fed
JM		 158 POWERPC_EXCP_MEXTBR = 90, /* Maskable external breakpoint */
159 POWERPC_EXCP_NMEXTBR = 91, /* Non maskable external breakpoint */
160 POWERPC_EXCP_ITLBE = 92, /* Instruction TLB error */
161 POWERPC_EXCP_DTLBE = 93, /* Data TLB error */
1f29871c
TM		 162 /* VSX Unavailable (Power ISA 2.06 and later) */
163 POWERPC_EXCP_VSXU = 94, /* VSX Unavailable */
7019cb3d 164 POWERPC_EXCP_FU = 95, /* Facility Unavailable */
f03a1af5
BH		 165 /* Additional ISA 2.06 and later server exceptions */
166 POWERPC_EXCP_HV_EMU = 96, /* HV emulation assistance */
167 POWERPC_EXCP_HV_MAINT = 97, /* HMI */
168 POWERPC_EXCP_HV_FU = 98, /* Hypervisor Facility unavailable */
e1833e1f 169 /* EOL */
f03a1af5 170 POWERPC_EXCP_NB = 99,
5cbdb3a3 171 /* QEMU exceptions: used internally during code translation */
e1833e1f
JM		 172 POWERPC_EXCP_STOP = 0x200, /* stop translation */
173 POWERPC_EXCP_BRANCH = 0x201, /* branch instruction */
5cbdb3a3 174 /* QEMU exceptions: special cases we want to stop translation */
e1833e1f
JM		 175 POWERPC_EXCP_SYNC = 0x202, /* context synchronizing instruction */
176 POWERPC_EXCP_SYSCALL_USER = 0x203, /* System call in user mode only */
4425265b 177 POWERPC_EXCP_STCX = 0x204 /* Conditional stores in user mode */
e1833e1f
JM		 178};
179
e1833e1f
JM		 180/* Exceptions error codes */
181enum {
182 /* Exception subtypes for POWERPC_EXCP_ALIGN */
183 POWERPC_EXCP_ALIGN_FP = 0x01, /* FP alignment exception */
184 POWERPC_EXCP_ALIGN_LST = 0x02, /* Unaligned mult/extern load/store */
185 POWERPC_EXCP_ALIGN_LE = 0x03, /* Multiple little-endian access */
186 POWERPC_EXCP_ALIGN_PROT = 0x04, /* Access cross protection boundary */
187 POWERPC_EXCP_ALIGN_BAT = 0x05, /* Access cross a BAT/seg boundary */
188 POWERPC_EXCP_ALIGN_CACHE = 0x06, /* Impossible dcbz access */
189 /* Exception subtypes for POWERPC_EXCP_PROGRAM */
190 /* FP exceptions */
191 POWERPC_EXCP_FP = 0x10,
192 POWERPC_EXCP_FP_OX = 0x01, /* FP overflow */
193 POWERPC_EXCP_FP_UX = 0x02, /* FP underflow */
194 POWERPC_EXCP_FP_ZX = 0x03, /* FP divide by zero */
195 POWERPC_EXCP_FP_XX = 0x04, /* FP inexact */
7c58044c 196 POWERPC_EXCP_FP_VXSNAN = 0x05, /* FP invalid SNaN op */
e1833e1f
JM		 197 POWERPC_EXCP_FP_VXISI = 0x06, /* FP invalid infinite subtraction */
198 POWERPC_EXCP_FP_VXIDI = 0x07, /* FP invalid infinite divide */
199 POWERPC_EXCP_FP_VXZDZ = 0x08, /* FP invalid zero divide */
200 POWERPC_EXCP_FP_VXIMZ = 0x09, /* FP invalid infinite * zero */
201 POWERPC_EXCP_FP_VXVC = 0x0A, /* FP invalid compare */
202 POWERPC_EXCP_FP_VXSOFT = 0x0B, /* FP invalid operation */
203 POWERPC_EXCP_FP_VXSQRT = 0x0C, /* FP invalid square root */
204 POWERPC_EXCP_FP_VXCVI = 0x0D, /* FP invalid integer conversion */
205 /* Invalid instruction */
206 POWERPC_EXCP_INVAL = 0x20,
207 POWERPC_EXCP_INVAL_INVAL = 0x01, /* Invalid instruction */
208 POWERPC_EXCP_INVAL_LSWX = 0x02, /* Invalid lswx instruction */
209 POWERPC_EXCP_INVAL_SPR = 0x03, /* Invalid SPR access */
210 POWERPC_EXCP_INVAL_FP = 0x04, /* Unimplemented mandatory fp instr */
211 /* Privileged instruction */
212 POWERPC_EXCP_PRIV = 0x30,
213 POWERPC_EXCP_PRIV_OPC = 0x01, /* Privileged operation exception */
214 POWERPC_EXCP_PRIV_REG = 0x02, /* Privileged register exception */
215 /* Trap */
216 POWERPC_EXCP_TRAP = 0x40,
217};
218
a750fc0b 219#define PPC_INPUT(env) (env->bus_model)
3fc6c082 220
be147d08 221/*****************************************************************************/
c227f099 222typedef struct opc_handler_t opc_handler_t;
79aceca5 223
3fc6c082
FB		 224/*****************************************************************************/
225/* Types used to describe some PowerPC registers */
69b058c8 226typedef struct DisasContext DisasContext;
c227f099 227typedef struct ppc_spr_t ppc_spr_t;
c227f099
AL		 228typedef union ppc_avr_t ppc_avr_t;
229typedef union ppc_tlb_t ppc_tlb_t;
76a66253 230
3fc6c082 231/* SPR access micro-ops generations callbacks */
c227f099 232struct ppc_spr_t {
69b058c8
PB		 233 void (*uea_read)(DisasContext *ctx, int gpr_num, int spr_num);
234 void (*uea_write)(DisasContext *ctx, int spr_num, int gpr_num);
76a66253 235#if !defined(CONFIG_USER_ONLY)
69b058c8
PB		 236 void (*oea_read)(DisasContext *ctx, int gpr_num, int spr_num);
237 void (*oea_write)(DisasContext *ctx, int spr_num, int gpr_num);
238 void (*hea_read)(DisasContext *ctx, int gpr_num, int spr_num);
239 void (*hea_write)(DisasContext *ctx, int spr_num, int gpr_num);
76a66253 240#endif
b55266b5 241 const char *name;
d197fdbc 242 target_ulong default_value;
d67d40ea
DG		 243#ifdef CONFIG_KVM
244 /* We (ab)use the fact that all the SPRs will have ids for the
245 * ONE_REG interface will have KVM_REG_PPC to use 0 as meaning,
246 * don't sync this */
247 uint64_t one_reg_id;
248#endif
3fc6c082
FB		 249};
250
251/* Altivec registers (128 bits) */
c227f099 252union ppc_avr_t {
0f6fbcbc 253 float32 f[4];
a9d9eb8f
JM		 254 uint8_t u8[16];
255 uint16_t u16[8];
256 uint32_t u32[4];
ab5f265d
AJ		 257 int8_t s8[16];
258 int16_t s16[8];
259 int32_t s32[4];
a9d9eb8f 260 uint64_t u64[2];
bb527533
TM		 261 int64_t s64[2];
262#ifdef CONFIG_INT128
263 __uint128_t u128;
264#endif
3fc6c082 265};
9fddaa0c 266
3c7b48b7 267#if !defined(CONFIG_USER_ONLY)
3fc6c082 268/* Software TLB cache */
c227f099
AL		 269typedef struct ppc6xx_tlb_t ppc6xx_tlb_t;
270struct ppc6xx_tlb_t {
76a66253
JM		 271 target_ulong pte0;
272 target_ulong pte1;
273 target_ulong EPN;
1d0a48fb
JM		 274};
275
c227f099
AL		 276typedef struct ppcemb_tlb_t ppcemb_tlb_t;
277struct ppcemb_tlb_t {
b162d02e 278 uint64_t RPN;
1d0a48fb 279 target_ulong EPN;
76a66253 280 target_ulong PID;
c55e9aef
JM		 281 target_ulong size;
282 uint32_t prot;
283 uint32_t attr; /* Storage attributes */
1d0a48fb
JM		 284};
285
d1e256fe
AG		 286typedef struct ppcmas_tlb_t {
287 uint32_t mas8;
288 uint32_t mas1;
289 uint64_t mas2;
290 uint64_t mas7_3;
291} ppcmas_tlb_t;
292
c227f099 293union ppc_tlb_t {
1c53accc
AG		 294 ppc6xx_tlb_t *tlb6;
295 ppcemb_tlb_t *tlbe;
296 ppcmas_tlb_t *tlbm;
3fc6c082 297};
1c53accc
AG		 298
299/* possible TLB variants */
300#define TLB_NONE 0
301#define TLB_6XX 1
302#define TLB_EMB 2
303#define TLB_MAS 3
3c7b48b7 304#endif
3fc6c082 305
bb593904
DG		 306#define SDR_32_HTABORG 0xFFFF0000UL
307#define SDR_32_HTABMASK 0x000001FFUL
308
309#if defined(TARGET_PPC64)
310#define SDR_64_HTABORG 0xFFFFFFFFFFFC0000ULL
311#define SDR_64_HTABSIZE 0x000000000000001FULL
312#endif /* defined(TARGET_PPC64 */
313
c227f099
AL		 314typedef struct ppc_slb_t ppc_slb_t;
315struct ppc_slb_t {
81762d6d
DG		 316 uint64_t esid;
317 uint64_t vsid;
cd6a9bb6 318 const struct ppc_one_seg_page_size *sps;
8eee0af9
BS		 319};
320
d83af167 321#define MAX_SLB_ENTRIES 64
81762d6d
DG		 322#define SEGMENT_SHIFT_256M 28
323#define SEGMENT_MASK_256M (~((1ULL << SEGMENT_SHIFT_256M) - 1))
324
cdaee006
DG		 325#define SEGMENT_SHIFT_1T 40
326#define SEGMENT_MASK_1T (~((1ULL << SEGMENT_SHIFT_1T) - 1))
327
328
3fc6c082
FB		 329/*****************************************************************************/
330/* Machine state register bits definition */
76a66253 331#define MSR_SF 63 /* Sixty-four-bit mode hflags */
bd928eba 332#define MSR_TAG 62 /* Tag-active mode (POWERx ?) */
3fc6c082 333#define MSR_ISF 61 /* Sixty-four-bit interrupt mode on 630 */
a4f30719 334#define MSR_SHV 60 /* hypervisor state hflags */
cdcdda27
AK		 335#define MSR_TS0 34 /* Transactional state, 2 bits (Book3s) */
336#define MSR_TS1 33
337#define MSR_TM 32 /* Transactional Memory Available (Book3s) */
363be49c
JM		 338#define MSR_CM 31 /* Computation mode for BookE hflags */
339#define MSR_ICM 30 /* Interrupt computation mode for BookE */
a4f30719 340#define MSR_THV 29 /* hypervisor state for 32 bits PowerPC hflags */
71afeb61 341#define MSR_GS 28 /* guest state for BookE */
363be49c 342#define MSR_UCLE 26 /* User-mode cache lock enable for BookE */
d26bfc9a
JM		 343#define MSR_VR 25 /* altivec available x hflags */
344#define MSR_SPE 25 /* SPE enable for BookE x hflags */
76a66253 345#define MSR_AP 23 /* Access privilege state on 602 hflags */
1f29871c 346#define MSR_VSX 23 /* Vector Scalar Extension (ISA 2.06 and later) x hflags */
76a66253 347#define MSR_SA 22 /* Supervisor access mode on 602 hflags */
3fc6c082 348#define MSR_KEY 19 /* key bit on 603e */
25ba3a68 349#define MSR_POW 18 /* Power management */
d26bfc9a
JM		 350#define MSR_TGPR 17 /* TGPR usage on 602/603 x */
351#define MSR_CE 17 /* Critical interrupt enable on embedded PowerPC x */
3fc6c082
FB		 352#define MSR_ILE 16 /* Interrupt little-endian mode */
353#define MSR_EE 15 /* External interrupt enable */
76a66253
JM		 354#define MSR_PR 14 /* Problem state hflags */
355#define MSR_FP 13 /* Floating point available hflags */
3fc6c082 356#define MSR_ME 12 /* Machine check interrupt enable */
76a66253 357#define MSR_FE0 11 /* Floating point exception mode 0 hflags */
d26bfc9a
JM		 358#define MSR_SE 10 /* Single-step trace enable x hflags */
359#define MSR_DWE 10 /* Debug wait enable on 405 x */
360#define MSR_UBLE 10 /* User BTB lock enable on e500 x */
361#define MSR_BE 9 /* Branch trace enable x hflags */
362#define MSR_DE 9 /* Debug interrupts enable on embedded PowerPC x */
76a66253 363#define MSR_FE1 8 /* Floating point exception mode 1 hflags */
3fc6c082 364#define MSR_AL 7 /* AL bit on POWER */
0411a972 365#define MSR_EP 6 /* Exception prefix on 601 */
3fc6c082 366#define MSR_IR 5 /* Instruction relocate */
3fc6c082 367#define MSR_DR 4 /* Data relocate */
9fb04491
BH		 368#define MSR_IS 5 /* Instruction address space (BookE) */
369#define MSR_DS 4 /* Data address space (BookE) */
25ba3a68 370#define MSR_PE 3 /* Protection enable on 403 */
d26bfc9a
JM		 371#define MSR_PX 2 /* Protection exclusive on 403 x */
372#define MSR_PMM 2 /* Performance monitor mark on POWER x */
373#define MSR_RI 1 /* Recoverable interrupt 1 */
374#define MSR_LE 0 /* Little-endian mode 1 hflags */
0411a972 375
1488270e
BH		 376/* LPCR bits */
377#define LPCR_VPM0 (1ull << (63 - 0))
378#define LPCR_VPM1 (1ull << (63 - 1))
379#define LPCR_ISL (1ull << (63 - 2))
380#define LPCR_KBV (1ull << (63 - 3))
88536935
BH		 381#define LPCR_DPFD_SHIFT (63 - 11)
382#define LPCR_DPFD (0x3ull << LPCR_DPFD_SHIFT)
383#define LPCR_VRMASD_SHIFT (63 - 16)
384#define LPCR_VRMASD (0x1full << LPCR_VRMASD_SHIFT)
385#define LPCR_RMLS_SHIFT (63 - 37)
386#define LPCR_RMLS (0xfull << LPCR_RMLS_SHIFT)
1488270e 387#define LPCR_ILE (1ull << (63 - 38))
1488270e
BH		 388#define LPCR_AIL_SHIFT (63 - 40) /* Alternate interrupt location */
389#define LPCR_AIL (3ull << LPCR_AIL_SHIFT)
88536935 390#define LPCR_ONL (1ull << (63 - 45))
7778a575
BH		 391#define LPCR_P7_PECE0 (1ull << (63 - 49))
392#define LPCR_P7_PECE1 (1ull << (63 - 50))
393#define LPCR_P7_PECE2 (1ull << (63 - 51))
394#define LPCR_P8_PECE0 (1ull << (63 - 47))
395#define LPCR_P8_PECE1 (1ull << (63 - 48))
396#define LPCR_P8_PECE2 (1ull << (63 - 49))
397#define LPCR_P8_PECE3 (1ull << (63 - 50))
398#define LPCR_P8_PECE4 (1ull << (63 - 51))
88536935
BH		 399#define LPCR_MER (1ull << (63 - 52))
400#define LPCR_TC (1ull << (63 - 54))
401#define LPCR_LPES0 (1ull << (63 - 60))
402#define LPCR_LPES1 (1ull << (63 - 61))
403#define LPCR_RMI (1ull << (63 - 62))
404#define LPCR_HDICE (1ull << (63 - 63))
1e0c7e55 405
0411a972
JM		 406#define msr_sf ((env->msr >> MSR_SF) & 1)
407#define msr_isf ((env->msr >> MSR_ISF) & 1)
a4f30719 408#define msr_shv ((env->msr >> MSR_SHV) & 1)
0411a972
JM		 409#define msr_cm ((env->msr >> MSR_CM) & 1)
410#define msr_icm ((env->msr >> MSR_ICM) & 1)
a4f30719 411#define msr_thv ((env->msr >> MSR_THV) & 1)
71afeb61 412#define msr_gs ((env->msr >> MSR_GS) & 1)
0411a972
JM		 413#define msr_ucle ((env->msr >> MSR_UCLE) & 1)
414#define msr_vr ((env->msr >> MSR_VR) & 1)
f9320410 415#define msr_spe ((env->msr >> MSR_SPE) & 1)
0411a972 416#define msr_ap ((env->msr >> MSR_AP) & 1)
1f29871c 417#define msr_vsx ((env->msr >> MSR_VSX) & 1)
0411a972
JM		 418#define msr_sa ((env->msr >> MSR_SA) & 1)
419#define msr_key ((env->msr >> MSR_KEY) & 1)
420#define msr_pow ((env->msr >> MSR_POW) & 1)
421#define msr_tgpr ((env->msr >> MSR_TGPR) & 1)
422#define msr_ce ((env->msr >> MSR_CE) & 1)
423#define msr_ile ((env->msr >> MSR_ILE) & 1)
424#define msr_ee ((env->msr >> MSR_EE) & 1)
425#define msr_pr ((env->msr >> MSR_PR) & 1)
426#define msr_fp ((env->msr >> MSR_FP) & 1)
427#define msr_me ((env->msr >> MSR_ME) & 1)
428#define msr_fe0 ((env->msr >> MSR_FE0) & 1)
429#define msr_se ((env->msr >> MSR_SE) & 1)
430#define msr_dwe ((env->msr >> MSR_DWE) & 1)
431#define msr_uble ((env->msr >> MSR_UBLE) & 1)
432#define msr_be ((env->msr >> MSR_BE) & 1)
433#define msr_de ((env->msr >> MSR_DE) & 1)
434#define msr_fe1 ((env->msr >> MSR_FE1) & 1)
435#define msr_al ((env->msr >> MSR_AL) & 1)
436#define msr_ep ((env->msr >> MSR_EP) & 1)
437#define msr_ir ((env->msr >> MSR_IR) & 1)
438#define msr_dr ((env->msr >> MSR_DR) & 1)
9fb04491
BH		 439#define msr_is ((env->msr >> MSR_IS) & 1)
440#define msr_ds ((env->msr >> MSR_DS) & 1)
0411a972
JM		 441#define msr_pe ((env->msr >> MSR_PE) & 1)
442#define msr_px ((env->msr >> MSR_PX) & 1)
443#define msr_pmm ((env->msr >> MSR_PMM) & 1)
444#define msr_ri ((env->msr >> MSR_RI) & 1)
445#define msr_le ((env->msr >> MSR_LE) & 1)
cdcdda27
AK		 446#define msr_ts ((env->msr >> MSR_TS1) & 3)
447#define msr_tm ((env->msr >> MSR_TM) & 1)
448
a4f30719
JM		 449/* Hypervisor bit is more specific */
450#if defined(TARGET_PPC64)
451#define MSR_HVB (1ULL << MSR_SHV)
452#define msr_hv msr_shv
453#else
454#if defined(PPC_EMULATE_32BITS_HYPV)
455#define MSR_HVB (1ULL << MSR_THV)
456#define msr_hv msr_thv
a4f30719
JM		 457#else
458#define MSR_HVB (0ULL)
459#define msr_hv (0)
460#endif
461#endif
79aceca5 462
7019cb3d
AK		 463/* Facility Status and Control (FSCR) bits */
464#define FSCR_EBB (63 - 56) /* Event-Based Branch Facility */
465#define FSCR_TAR (63 - 55) /* Target Address Register */
466/* Interrupt cause mask and position in FSCR. HFSCR has the same format */
467#define FSCR_IC_MASK (0xFFULL)
468#define FSCR_IC_POS (63 - 7)
469#define FSCR_IC_DSCR_SPR3 2
470#define FSCR_IC_PMU 3
471#define FSCR_IC_BHRB 4
472#define FSCR_IC_TM 5
473#define FSCR_IC_EBB 7
474#define FSCR_IC_TAR 8
475
a586e548 476/* Exception state register bits definition */
542df9bf
AG		 477#define ESR_PIL (1 << (63 - 36)) /* Illegal Instruction */
478#define ESR_PPR (1 << (63 - 37)) /* Privileged Instruction */
479#define ESR_PTR (1 << (63 - 38)) /* Trap */
480#define ESR_FP (1 << (63 - 39)) /* Floating-Point Operation */
481#define ESR_ST (1 << (63 - 40)) /* Store Operation */
482#define ESR_AP (1 << (63 - 44)) /* Auxiliary Processor Operation */
483#define ESR_PUO (1 << (63 - 45)) /* Unimplemented Operation */
484#define ESR_BO (1 << (63 - 46)) /* Byte Ordering */
485#define ESR_PIE (1 << (63 - 47)) /* Imprecise exception */
486#define ESR_DATA (1 << (63 - 53)) /* Data Access (Embedded page table) */
487#define ESR_TLBI (1 << (63 - 54)) /* TLB Ineligible (Embedded page table) */
488#define ESR_PT (1 << (63 - 55)) /* Page Table (Embedded page table) */
489#define ESR_SPV (1 << (63 - 56)) /* SPE/VMX operation */
490#define ESR_EPID (1 << (63 - 57)) /* External Process ID operation */
491#define ESR_VLEMI (1 << (63 - 58)) /* VLE operation */
492#define ESR_MIF (1 << (63 - 62)) /* Misaligned instruction (VLE) */
a586e548 493
aac86237
TM		 494/* Transaction EXception And Summary Register bits */
495#define TEXASR_FAILURE_PERSISTENT (63 - 7)
496#define TEXASR_DISALLOWED (63 - 8)
497#define TEXASR_NESTING_OVERFLOW (63 - 9)
498#define TEXASR_FOOTPRINT_OVERFLOW (63 - 10)
499#define TEXASR_SELF_INDUCED_CONFLICT (63 - 11)
500#define TEXASR_NON_TRANSACTIONAL_CONFLICT (63 - 12)
501#define TEXASR_TRANSACTION_CONFLICT (63 - 13)
502#define TEXASR_TRANSLATION_INVALIDATION_CONFLICT (63 - 14)
503#define TEXASR_IMPLEMENTATION_SPECIFIC (63 - 15)
504#define TEXASR_INSTRUCTION_FETCH_CONFLICT (63 - 16)
505#define TEXASR_ABORT (63 - 31)
506#define TEXASR_SUSPENDED (63 - 32)
507#define TEXASR_PRIVILEGE_HV (63 - 34)
508#define TEXASR_PRIVILEGE_PR (63 - 35)
509#define TEXASR_FAILURE_SUMMARY (63 - 36)
510#define TEXASR_TFIAR_EXACT (63 - 37)
511#define TEXASR_ROT (63 - 38)
512#define TEXASR_TRANSACTION_LEVEL (63 - 52) /* 12 bits */
513
d26bfc9a 514enum {
4018bae9 515 POWERPC_FLAG_NONE = 0x00000000,
d26bfc9a 516 /* Flag for MSR bit 25 signification (VRE/SPE) */
4018bae9
JM		 517 POWERPC_FLAG_SPE = 0x00000001,
518 POWERPC_FLAG_VRE = 0x00000002,
d26bfc9a 519 /* Flag for MSR bit 17 signification (TGPR/CE) */
4018bae9
JM		 520 POWERPC_FLAG_TGPR = 0x00000004,
521 POWERPC_FLAG_CE = 0x00000008,
d26bfc9a 522 /* Flag for MSR bit 10 signification (SE/DWE/UBLE) */
4018bae9
JM		 523 POWERPC_FLAG_SE = 0x00000010,
524 POWERPC_FLAG_DWE = 0x00000020,
525 POWERPC_FLAG_UBLE = 0x00000040,
d26bfc9a 526 /* Flag for MSR bit 9 signification (BE/DE) */
4018bae9
JM		 527 POWERPC_FLAG_BE = 0x00000080,
528 POWERPC_FLAG_DE = 0x00000100,
a4f30719 529 /* Flag for MSR bit 2 signification (PX/PMM) */
4018bae9
JM		 530 POWERPC_FLAG_PX = 0x00000200,
531 POWERPC_FLAG_PMM = 0x00000400,
532 /* Flag for special features */
533 /* Decrementer clock: RTC clock (POWER, 601) or bus clock */
534 POWERPC_FLAG_RTC_CLK = 0x00010000,
535 POWERPC_FLAG_BUS_CLK = 0x00020000,
697ab892
DG		 536 /* Has CFAR */
537 POWERPC_FLAG_CFAR = 0x00040000,
74f23997
TM		 538 /* Has VSX */
539 POWERPC_FLAG_VSX = 0x00080000,
e43668a7
TM		 540 /* Has Transaction Memory (ISA 2.07) */
541 POWERPC_FLAG_TM = 0x00100000,
d26bfc9a
JM		 542};
543
7c58044c
JM		 544/*****************************************************************************/
545/* Floating point status and control register */
546#define FPSCR_FX 31 /* Floating-point exception summary */
547#define FPSCR_FEX 30 /* Floating-point enabled exception summary */
548#define FPSCR_VX 29 /* Floating-point invalid operation exception summ. */
549#define FPSCR_OX 28 /* Floating-point overflow exception */
550#define FPSCR_UX 27 /* Floating-point underflow exception */
551#define FPSCR_ZX 26 /* Floating-point zero divide exception */
552#define FPSCR_XX 25 /* Floating-point inexact exception */
553#define FPSCR_VXSNAN 24 /* Floating-point invalid operation exception (sNan) */
554#define FPSCR_VXISI 23 /* Floating-point invalid operation exception (inf) */
555#define FPSCR_VXIDI 22 /* Floating-point invalid operation exception (inf) */
556#define FPSCR_VXZDZ 21 /* Floating-point invalid operation exception (zero) */
557#define FPSCR_VXIMZ 20 /* Floating-point invalid operation exception (inf) */
558#define FPSCR_VXVC 19 /* Floating-point invalid operation exception (comp) */
559#define FPSCR_FR 18 /* Floating-point fraction rounded */
560#define FPSCR_FI 17 /* Floating-point fraction inexact */
561#define FPSCR_C 16 /* Floating-point result class descriptor */
562#define FPSCR_FL 15 /* Floating-point less than or negative */
563#define FPSCR_FG 14 /* Floating-point greater than or negative */
564#define FPSCR_FE 13 /* Floating-point equal or zero */
565#define FPSCR_FU 12 /* Floating-point unordered or NaN */
566#define FPSCR_FPCC 12 /* Floating-point condition code */
567#define FPSCR_FPRF 12 /* Floating-point result flags */
568#define FPSCR_VXSOFT 10 /* Floating-point invalid operation exception (soft) */
569#define FPSCR_VXSQRT 9 /* Floating-point invalid operation exception (sqrt) */
570#define FPSCR_VXCVI 8 /* Floating-point invalid operation exception (int) */
571#define FPSCR_VE 7 /* Floating-point invalid operation exception enable */
572#define FPSCR_OE 6 /* Floating-point overflow exception enable */
573#define FPSCR_UE 5 /* Floating-point undeflow exception enable */
574#define FPSCR_ZE 4 /* Floating-point zero divide exception enable */
575#define FPSCR_XE 3 /* Floating-point inexact exception enable */
576#define FPSCR_NI 2 /* Floating-point non-IEEE mode */
577#define FPSCR_RN1 1
578#define FPSCR_RN 0 /* Floating-point rounding control */
579#define fpscr_fex (((env->fpscr) >> FPSCR_FEX) & 0x1)
580#define fpscr_vx (((env->fpscr) >> FPSCR_VX) & 0x1)
581#define fpscr_ox (((env->fpscr) >> FPSCR_OX) & 0x1)
582#define fpscr_ux (((env->fpscr) >> FPSCR_UX) & 0x1)
583#define fpscr_zx (((env->fpscr) >> FPSCR_ZX) & 0x1)
584#define fpscr_xx (((env->fpscr) >> FPSCR_XX) & 0x1)
585#define fpscr_vxsnan (((env->fpscr) >> FPSCR_VXSNAN) & 0x1)
586#define fpscr_vxisi (((env->fpscr) >> FPSCR_VXISI) & 0x1)
587#define fpscr_vxidi (((env->fpscr) >> FPSCR_VXIDI) & 0x1)
588#define fpscr_vxzdz (((env->fpscr) >> FPSCR_VXZDZ) & 0x1)
589#define fpscr_vximz (((env->fpscr) >> FPSCR_VXIMZ) & 0x1)
590#define fpscr_vxvc (((env->fpscr) >> FPSCR_VXVC) & 0x1)
591#define fpscr_fpcc (((env->fpscr) >> FPSCR_FPCC) & 0xF)
592#define fpscr_vxsoft (((env->fpscr) >> FPSCR_VXSOFT) & 0x1)
593#define fpscr_vxsqrt (((env->fpscr) >> FPSCR_VXSQRT) & 0x1)
594#define fpscr_vxcvi (((env->fpscr) >> FPSCR_VXCVI) & 0x1)
595#define fpscr_ve (((env->fpscr) >> FPSCR_VE) & 0x1)
596#define fpscr_oe (((env->fpscr) >> FPSCR_OE) & 0x1)
597#define fpscr_ue (((env->fpscr) >> FPSCR_UE) & 0x1)
598#define fpscr_ze (((env->fpscr) >> FPSCR_ZE) & 0x1)
599#define fpscr_xe (((env->fpscr) >> FPSCR_XE) & 0x1)
600#define fpscr_ni (((env->fpscr) >> FPSCR_NI) & 0x1)
601#define fpscr_rn (((env->fpscr) >> FPSCR_RN) & 0x3)
602/* Invalid operation exception summary */
603#define fpscr_ix ((env->fpscr) & ((1 << FPSCR_VXSNAN) | (1 << FPSCR_VXISI) | \
604 (1 << FPSCR_VXIDI) | (1 << FPSCR_VXZDZ) | \
605 (1 << FPSCR_VXIMZ) | (1 << FPSCR_VXVC) | \
606 (1 << FPSCR_VXSOFT) | (1 << FPSCR_VXSQRT) | \
607 (1 << FPSCR_VXCVI)))
608/* exception summary */
609#define fpscr_ex (((env->fpscr) >> FPSCR_XX) & 0x1F)
610/* enabled exception summary */
611#define fpscr_eex (((env->fpscr) >> FPSCR_XX) & ((env->fpscr) >> FPSCR_XE) & \
612 0x1F)
613
dbdc13a1
MS		 614#define FP_FX (1ull << FPSCR_FX)
615#define FP_FEX (1ull << FPSCR_FEX)
fc03cfef 616#define FP_VX (1ull << FPSCR_VX)
dbdc13a1 617#define FP_OX (1ull << FPSCR_OX)
dbdc13a1 618#define FP_UX (1ull << FPSCR_UX)
dbdc13a1 619#define FP_ZX (1ull << FPSCR_ZX)
fc03cfef 620#define FP_XX (1ull << FPSCR_XX)
dbdc13a1
MS		 621#define FP_VXSNAN (1ull << FPSCR_VXSNAN)
622#define FP_VXISI (1ull << FPSCR_VXISI)
dbdc13a1 623#define FP_VXIDI (1ull << FPSCR_VXIDI)
fc03cfef
JC		 624#define FP_VXZDZ (1ull << FPSCR_VXZDZ)
625#define FP_VXIMZ (1ull << FPSCR_VXIMZ)
dbdc13a1 626#define FP_VXVC (1ull << FPSCR_VXVC)
fc03cfef
JC		 627#define FP_FR (1ull << FSPCR_FR)
628#define FP_FI (1ull << FPSCR_FI)
629#define FP_C (1ull << FPSCR_C)
630#define FP_FL (1ull << FPSCR_FL)
631#define FP_FG (1ull << FPSCR_FG)
632#define FP_FE (1ull << FPSCR_FE)
633#define FP_FU (1ull << FPSCR_FU)
634#define FP_FPCC (FP_FL | FP_FG | FP_FE | FP_FU)
635#define FP_FPRF (FP_C | FP_FL | FP_FG | FP_FE | FP_FU)
636#define FP_VXSOFT (1ull << FPSCR_VXSOFT)
637#define FP_VXSQRT (1ull << FPSCR_VXSQRT)
dbdc13a1
MS		 638#define FP_VXCVI (1ull << FPSCR_VXCVI)
639#define FP_VE (1ull << FPSCR_VE)
fc03cfef
JC		 640#define FP_OE (1ull << FPSCR_OE)
641#define FP_UE (1ull << FPSCR_UE)
642#define FP_ZE (1ull << FPSCR_ZE)
643#define FP_XE (1ull << FPSCR_XE)
644#define FP_NI (1ull << FPSCR_NI)
645#define FP_RN1 (1ull << FPSCR_RN1)
646#define FP_RN (1ull << FPSCR_RN)
dbdc13a1 647
d1277156
JC		 648/* the exception bits which can be cleared by mcrfs - includes FX */
649#define FP_EX_CLEAR_BITS (FP_FX | FP_OX | FP_UX | FP_ZX | \
650 FP_XX | FP_VXSNAN | FP_VXISI | FP_VXIDI | \
651 FP_VXZDZ | FP_VXIMZ | FP_VXVC | FP_VXSOFT | \
652 FP_VXSQRT | FP_VXCVI)
653
7c58044c 654/*****************************************************************************/
6fa724a3
AJ		 655/* Vector status and control register */
656#define VSCR_NJ 16 /* Vector non-java */
657#define VSCR_SAT 0 /* Vector saturation */
658#define vscr_nj (((env->vscr) >> VSCR_NJ) & 0x1)
659#define vscr_sat (((env->vscr) >> VSCR_SAT) & 0x1)
660
01662f3e
AG		 661/*****************************************************************************/
662/* BookE e500 MMU registers */
663
664#define MAS0_NV_SHIFT 0
665#define MAS0_NV_MASK (0xfff << MAS0_NV_SHIFT)
666
667#define MAS0_WQ_SHIFT 12
668#define MAS0_WQ_MASK (3 << MAS0_WQ_SHIFT)
669/* Write TLB entry regardless of reservation */
670#define MAS0_WQ_ALWAYS (0 << MAS0_WQ_SHIFT)
671/* Write TLB entry only already in use */
672#define MAS0_WQ_COND (1 << MAS0_WQ_SHIFT)
673/* Clear TLB entry */
674#define MAS0_WQ_CLR_RSRV (2 << MAS0_WQ_SHIFT)
675
676#define MAS0_HES_SHIFT 14
677#define MAS0_HES (1 << MAS0_HES_SHIFT)
678
679#define MAS0_ESEL_SHIFT 16
680#define MAS0_ESEL_MASK (0xfff << MAS0_ESEL_SHIFT)
681
682#define MAS0_TLBSEL_SHIFT 28
683#define MAS0_TLBSEL_MASK (3 << MAS0_TLBSEL_SHIFT)
684#define MAS0_TLBSEL_TLB0 (0 << MAS0_TLBSEL_SHIFT)
685#define MAS0_TLBSEL_TLB1 (1 << MAS0_TLBSEL_SHIFT)
686#define MAS0_TLBSEL_TLB2 (2 << MAS0_TLBSEL_SHIFT)
687#define MAS0_TLBSEL_TLB3 (3 << MAS0_TLBSEL_SHIFT)
688
689#define MAS0_ATSEL_SHIFT 31
690#define MAS0_ATSEL (1 << MAS0_ATSEL_SHIFT)
691#define MAS0_ATSEL_TLB 0
692#define MAS0_ATSEL_LRAT MAS0_ATSEL
693
2bd9543c
SW		 694#define MAS1_TSIZE_SHIFT 7
695#define MAS1_TSIZE_MASK (0x1f << MAS1_TSIZE_SHIFT)
01662f3e
AG		 696
697#define MAS1_TS_SHIFT 12
698#define MAS1_TS (1 << MAS1_TS_SHIFT)
699
700#define MAS1_IND_SHIFT 13
701#define MAS1_IND (1 << MAS1_IND_SHIFT)
702
703#define MAS1_TID_SHIFT 16
704#define MAS1_TID_MASK (0x3fff << MAS1_TID_SHIFT)
705
706#define MAS1_IPROT_SHIFT 30
707#define MAS1_IPROT (1 << MAS1_IPROT_SHIFT)
708
709#define MAS1_VALID_SHIFT 31
710#define MAS1_VALID 0x80000000
711
712#define MAS2_EPN_SHIFT 12
96091698 713#define MAS2_EPN_MASK (~0ULL << MAS2_EPN_SHIFT)
01662f3e
AG		 714
715#define MAS2_ACM_SHIFT 6
716#define MAS2_ACM (1 << MAS2_ACM_SHIFT)
717
718#define MAS2_VLE_SHIFT 5
719#define MAS2_VLE (1 << MAS2_VLE_SHIFT)
720
721#define MAS2_W_SHIFT 4
722#define MAS2_W (1 << MAS2_W_SHIFT)
723
724#define MAS2_I_SHIFT 3
725#define MAS2_I (1 << MAS2_I_SHIFT)
726
727#define MAS2_M_SHIFT 2
728#define MAS2_M (1 << MAS2_M_SHIFT)
729
730#define MAS2_G_SHIFT 1
731#define MAS2_G (1 << MAS2_G_SHIFT)
732
733#define MAS2_E_SHIFT 0
734#define MAS2_E (1 << MAS2_E_SHIFT)
735
736#define MAS3_RPN_SHIFT 12
737#define MAS3_RPN_MASK (0xfffff << MAS3_RPN_SHIFT)
738
739#define MAS3_U0 0x00000200
740#define MAS3_U1 0x00000100
741#define MAS3_U2 0x00000080
742#define MAS3_U3 0x00000040
743#define MAS3_UX 0x00000020
744#define MAS3_SX 0x00000010
745#define MAS3_UW 0x00000008
746#define MAS3_SW 0x00000004
747#define MAS3_UR 0x00000002
748#define MAS3_SR 0x00000001
749#define MAS3_SPSIZE_SHIFT 1
750#define MAS3_SPSIZE_MASK (0x3e << MAS3_SPSIZE_SHIFT)
751
752#define MAS4_TLBSELD_SHIFT MAS0_TLBSEL_SHIFT
753#define MAS4_TLBSELD_MASK MAS0_TLBSEL_MASK
754#define MAS4_TIDSELD_MASK 0x00030000
755#define MAS4_TIDSELD_PID0 0x00000000
756#define MAS4_TIDSELD_PID1 0x00010000
757#define MAS4_TIDSELD_PID2 0x00020000
758#define MAS4_TIDSELD_PIDZ 0x00030000
759#define MAS4_INDD 0x00008000 /* Default IND */
760#define MAS4_TSIZED_SHIFT MAS1_TSIZE_SHIFT
761#define MAS4_TSIZED_MASK MAS1_TSIZE_MASK
762#define MAS4_ACMD 0x00000040
763#define MAS4_VLED 0x00000020
764#define MAS4_WD 0x00000010
765#define MAS4_ID 0x00000008
766#define MAS4_MD 0x00000004
767#define MAS4_GD 0x00000002
768#define MAS4_ED 0x00000001
769#define MAS4_WIMGED_MASK 0x0000001f /* Default WIMGE */
770#define MAS4_WIMGED_SHIFT 0
771
772#define MAS5_SGS 0x80000000
773#define MAS5_SLPID_MASK 0x00000fff
774
775#define MAS6_SPID0 0x3fff0000
776#define MAS6_SPID1 0x00007ffe
777#define MAS6_ISIZE(x) MAS1_TSIZE(x)
778#define MAS6_SAS 0x00000001
779#define MAS6_SPID MAS6_SPID0
780#define MAS6_SIND 0x00000002 /* Indirect page */
781#define MAS6_SIND_SHIFT 1
782#define MAS6_SPID_MASK 0x3fff0000
783#define MAS6_SPID_SHIFT 16
784#define MAS6_ISIZE_MASK 0x00000f80
785#define MAS6_ISIZE_SHIFT 7
786
787#define MAS7_RPN 0xffffffff
788
789#define MAS8_TGS 0x80000000
790#define MAS8_VF 0x40000000
791#define MAS8_TLBPID 0x00000fff
792
793/* Bit definitions for MMUCFG */
794#define MMUCFG_MAVN 0x00000003 /* MMU Architecture Version Number */
795#define MMUCFG_MAVN_V1 0x00000000 /* v1.0 */
796#define MMUCFG_MAVN_V2 0x00000001 /* v2.0 */
797#define MMUCFG_NTLBS 0x0000000c /* Number of TLBs */
798#define MMUCFG_PIDSIZE 0x000007c0 /* PID Reg Size */
799#define MMUCFG_TWC 0x00008000 /* TLB Write Conditional (v2.0) */
800#define MMUCFG_LRAT 0x00010000 /* LRAT Supported (v2.0) */
801#define MMUCFG_RASIZE 0x00fe0000 /* Real Addr Size */
802#define MMUCFG_LPIDSIZE 0x0f000000 /* LPID Reg Size */
803
804/* Bit definitions for MMUCSR0 */
805#define MMUCSR0_TLB1FI 0x00000002 /* TLB1 Flash invalidate */
806#define MMUCSR0_TLB0FI 0x00000004 /* TLB0 Flash invalidate */
807#define MMUCSR0_TLB2FI 0x00000040 /* TLB2 Flash invalidate */
808#define MMUCSR0_TLB3FI 0x00000020 /* TLB3 Flash invalidate */
809#define MMUCSR0_TLBFI (MMUCSR0_TLB0FI | MMUCSR0_TLB1FI | \
810 MMUCSR0_TLB2FI | MMUCSR0_TLB3FI)
811#define MMUCSR0_TLB0PS 0x00000780 /* TLB0 Page Size */
812#define MMUCSR0_TLB1PS 0x00007800 /* TLB1 Page Size */
813#define MMUCSR0_TLB2PS 0x00078000 /* TLB2 Page Size */
814#define MMUCSR0_TLB3PS 0x00780000 /* TLB3 Page Size */
815
816/* TLBnCFG encoding */
817#define TLBnCFG_N_ENTRY 0x00000fff /* number of entries */
818#define TLBnCFG_HES 0x00002000 /* HW select supported */
819#define TLBnCFG_AVAIL 0x00004000 /* variable page size */
820#define TLBnCFG_IPROT 0x00008000 /* IPROT supported */
821#define TLBnCFG_GTWE 0x00010000 /* Guest can write */
822#define TLBnCFG_IND 0x00020000 /* IND entries supported */
823#define TLBnCFG_PT 0x00040000 /* Can load from page table */
824#define TLBnCFG_MINSIZE 0x00f00000 /* Minimum Page Size (v1.0) */
825#define TLBnCFG_MINSIZE_SHIFT 20
826#define TLBnCFG_MAXSIZE 0x000f0000 /* Maximum Page Size (v1.0) */
827#define TLBnCFG_MAXSIZE_SHIFT 16
828#define TLBnCFG_ASSOC 0xff000000 /* Associativity */
829#define TLBnCFG_ASSOC_SHIFT 24
830
831/* TLBnPS encoding */
832#define TLBnPS_4K 0x00000004
833#define TLBnPS_8K 0x00000008
834#define TLBnPS_16K 0x00000010
835#define TLBnPS_32K 0x00000020
836#define TLBnPS_64K 0x00000040
837#define TLBnPS_128K 0x00000080
838#define TLBnPS_256K 0x00000100
839#define TLBnPS_512K 0x00000200
840#define TLBnPS_1M 0x00000400
841#define TLBnPS_2M 0x00000800
842#define TLBnPS_4M 0x00001000
843#define TLBnPS_8M 0x00002000
844#define TLBnPS_16M 0x00004000
845#define TLBnPS_32M 0x00008000
846#define TLBnPS_64M 0x00010000
847#define TLBnPS_128M 0x00020000
848#define TLBnPS_256M 0x00040000
849#define TLBnPS_512M 0x00080000
850#define TLBnPS_1G 0x00100000
851#define TLBnPS_2G 0x00200000
852#define TLBnPS_4G 0x00400000
853#define TLBnPS_8G 0x00800000
854#define TLBnPS_16G 0x01000000
855#define TLBnPS_32G 0x02000000
856#define TLBnPS_64G 0x04000000
857#define TLBnPS_128G 0x08000000
858#define TLBnPS_256G 0x10000000
859
860/* tlbilx action encoding */
861#define TLBILX_T_ALL 0
862#define TLBILX_T_TID 1
863#define TLBILX_T_FULLMATCH 3
864#define TLBILX_T_CLASS0 4
865#define TLBILX_T_CLASS1 5
866#define TLBILX_T_CLASS2 6
867#define TLBILX_T_CLASS3 7
868
869/* BookE 2.06 helper defines */
870
871#define BOOKE206_FLUSH_TLB0 (1 << 0)
872#define BOOKE206_FLUSH_TLB1 (1 << 1)
873#define BOOKE206_FLUSH_TLB2 (1 << 2)
874#define BOOKE206_FLUSH_TLB3 (1 << 3)
875
876/* number of possible TLBs */
877#define BOOKE206_MAX_TLBN 4
878
58e00a24
AG		 879/*****************************************************************************/
880/* Embedded.Processor Control */
881
882#define DBELL_TYPE_SHIFT 27
883#define DBELL_TYPE_MASK (0x1f << DBELL_TYPE_SHIFT)
884#define DBELL_TYPE_DBELL (0x00 << DBELL_TYPE_SHIFT)
885#define DBELL_TYPE_DBELL_CRIT (0x01 << DBELL_TYPE_SHIFT)
886#define DBELL_TYPE_G_DBELL (0x02 << DBELL_TYPE_SHIFT)
887#define DBELL_TYPE_G_DBELL_CRIT (0x03 << DBELL_TYPE_SHIFT)
888#define DBELL_TYPE_G_DBELL_MC (0x04 << DBELL_TYPE_SHIFT)
889
890#define DBELL_BRDCAST (1 << 26)
891#define DBELL_LPIDTAG_SHIFT 14
892#define DBELL_LPIDTAG_MASK (0xfff << DBELL_LPIDTAG_SHIFT)
893#define DBELL_PIRTAG_MASK 0x3fff
894
4656e1f0
BH		 895/*****************************************************************************/
896/* Segment page size information, used by recent hash MMUs
897 * The format of this structure mirrors kvm_ppc_smmu_info
898 */
899
900#define PPC_PAGE_SIZES_MAX_SZ 8
901
902struct ppc_one_page_size {
903 uint32_t page_shift; /* Page shift (or 0) */
904 uint32_t pte_enc; /* Encoding in the HPTE (>>12) */
905};
906
907struct ppc_one_seg_page_size {
908 uint32_t page_shift; /* Base page shift of segment (or 0) */
909 uint32_t slb_enc; /* SLB encoding for BookS */
910 struct ppc_one_page_size enc[PPC_PAGE_SIZES_MAX_SZ];
911};
912
913struct ppc_segment_page_sizes {
914 struct ppc_one_seg_page_size sps[PPC_PAGE_SIZES_MAX_SZ];
915};
916
917
6fa724a3 918/*****************************************************************************/
7c58044c 919/* The whole PowerPC CPU context */
9fb04491 920#define NB_MMU_MODES 8
6ebbf390 921
54ff58bb
BR		 922#define PPC_CPU_OPCODES_LEN 0x40
923#define PPC_CPU_INDIRECT_OPCODES_LEN 0x20
b048960f 924
3fc6c082
FB		 925struct CPUPPCState {
926 /* First are the most commonly used resources
927 * during translated code execution
928 */
79aceca5 929 /* general purpose registers */
bd7d9a6d 930 target_ulong gpr[32];
3cd7d1dd 931 /* Storage for GPR MSB, used by the SPE extension */
bd7d9a6d 932 target_ulong gprh[32];
3fc6c082
FB		 933 /* LR */
934 target_ulong lr;
935 /* CTR */
936 target_ulong ctr;
937 /* condition register */
47e4661c 938 uint32_t crf[8];
697ab892
DG		 939#if defined(TARGET_PPC64)
940 /* CFAR */
941 target_ulong cfar;
942#endif
da91a00f 943 /* XER (with SO, OV, CA split out) */
3d7b417e 944 target_ulong xer;
da91a00f
RH		 945 target_ulong so;
946 target_ulong ov;
947 target_ulong ca;
79aceca5 948 /* Reservation address */
18b21a2f
NF		 949 target_ulong reserve_addr;
950 /* Reservation value */
951 target_ulong reserve_val;
9c294d5a 952 target_ulong reserve_val2;
4425265b
NF		 953 /* Reservation store address */
954 target_ulong reserve_ea;
955 /* Reserved store source register and size */
956 target_ulong reserve_info;
3fc6c082
FB		 957
958 /* Those ones are used in supervisor mode only */
79aceca5 959 /* machine state register */
0411a972 960 target_ulong msr;
3fc6c082 961 /* temporary general purpose registers */
bd7d9a6d 962 target_ulong tgpr[4]; /* Used to speed-up TLB assist handlers */
3fc6c082
FB		 963
964 /* Floating point execution context */
4ecc3190 965 float_status fp_status;
3fc6c082
FB		 966 /* floating point registers */
967 float64 fpr[32];
968 /* floating point status and control register */
30304420 969 target_ulong fpscr;
4ecc3190 970
cb2dbfc3
AJ		 971 /* Next instruction pointer */
972 target_ulong nip;
a316d335 973
ac9eb073
FB		 974 int access_type; /* when a memory exception occurs, the access
975 type is stored here */
a541f297 976
cb2dbfc3
AJ		 977 CPU_COMMON
978
f2e63a42
JM		 979 /* MMU context - only relevant for full system emulation */
980#if !defined(CONFIG_USER_ONLY)
981#if defined(TARGET_PPC64)
f2e63a42 982 /* PowerPC 64 SLB area */
d83af167 983 ppc_slb_t slb[MAX_SLB_ENTRIES];
a90db158 984 int32_t slb_nr;
cd0c6f47 985 /* tcg TLB needs flush (deferred slb inval instruction typically) */
f2e63a42 986#endif
3fc6c082 987 /* segment registers */
a8170e5e 988 hwaddr htab_base;
f3c75d42 989 /* mask used to normalize hash value to PTEG index */
a8170e5e 990 hwaddr htab_mask;
74d37793 991 target_ulong sr[32];
f43e3525
DG		 992 /* externally stored hash table */
993 uint8_t *external_htab;
3fc6c082 994 /* BATs */
a90db158 995 uint32_t nb_BATs;
3fc6c082
FB		 996 target_ulong DBAT[2][8];
997 target_ulong IBAT[2][8];
01662f3e 998 /* PowerPC TLB registers (for 4xx, e500 and 60x software driven TLBs) */
a90db158 999 int32_t nb_tlb; /* Total number of TLB */
f2e63a42
JM		 1000 int tlb_per_way; /* Speed-up helper: used to avoid divisions at run time */
1001 int nb_ways; /* Number of ways in the TLB set */
1002 int last_way; /* Last used way used to allocate TLB in a LRU way */
1003 int id_tlbs; /* If 1, MMU has separated TLBs for instructions & data */
1004 int nb_pids; /* Number of available PID registers */
1c53accc
AG		 1005 int tlb_type; /* Type of TLB we're dealing with */
1006 ppc_tlb_t tlb; /* TLB is optional. Allocate them only if needed */
f2e63a42
JM		 1007 /* 403 dedicated access protection registers */
1008 target_ulong pb[4];
93dd5e85
SW		 1009 bool tlb_dirty; /* Set to non-zero when modifying TLB */
1010 bool kvm_sw_tlb; /* non-zero if KVM SW TLB API is active */
c5a8d8f3 1011 uint32_t tlb_need_flush; /* Delayed flush needed */
f2e63a42 1012#endif
9fddaa0c 1013
3fc6c082
FB		 1014 /* Other registers */
1015 /* Special purpose registers */
1016 target_ulong spr[1024];
c227f099 1017 ppc_spr_t spr_cb[1024];
3fc6c082 1018 /* Altivec registers */
c227f099 1019 ppc_avr_t avr[32];
3fc6c082 1020 uint32_t vscr;
30304420
DG		 1021 /* VSX registers */
1022 uint64_t vsr[32];
d9bce9d9 1023 /* SPE registers */
2231ef10 1024 uint64_t spe_acc;
d9bce9d9 1025 uint32_t spe_fscr;
fbd265b6
AJ		 1026 /* SPE and Altivec can share a status since they will never be used
1027 * simultaneously */
1028 float_status vec_status;
3fc6c082
FB		 1029
1030 /* Internal devices resources */
9fddaa0c 1031 /* Time base and decrementer */
c227f099 1032 ppc_tb_t *tb_env;
3fc6c082 1033 /* Device control registers */
c227f099 1034 ppc_dcr_t *dcr_env;
3fc6c082 1035
d63001d1
JM		 1036 int dcache_line_size;
1037 int icache_line_size;
1038
3fc6c082
FB		 1039 /* Those resources are used during exception processing */
1040 /* CPU model definition */
a750fc0b 1041 target_ulong msr_mask;
c227f099
AL		 1042 powerpc_mmu_t mmu_model;
1043 powerpc_excp_t excp_model;
1044 powerpc_input_t bus_model;
237c0af0 1045 int bfd_mach;
3fc6c082 1046 uint32_t flags;
c29b735c 1047 uint64_t insns_flags;
a5858d7a 1048 uint64_t insns_flags2;
4656e1f0
BH		 1049#if defined(TARGET_PPC64)
1050 struct ppc_segment_page_sizes sps;
912acdf4
BH		 1051 ppc_slb_t vrma_slb;
1052 target_ulong rmls;
90da0d5a 1053 bool ci_large_pages;
4656e1f0 1054#endif
3fc6c082 1055
ed120055 1056#if defined(TARGET_PPC64) && !defined(CONFIG_USER_ONLY)
ac7d12ba
DG		 1057 uint64_t vpa_addr;
1058 uint64_t slb_shadow_addr, slb_shadow_size;
1059 uint64_t dtl_addr, dtl_size;
ed120055
DG		 1060#endif /* TARGET_PPC64 */
1061
3fc6c082 1062 int error_code;
47103572 1063 uint32_t pending_interrupts;
e9df014c 1064#if !defined(CONFIG_USER_ONLY)
4abf79a4 1065 /* This is the IRQ controller, which is implementation dependent
e9df014c
JM		 1066 * and only relevant when emulating a complete machine.
1067 */
1068 uint32_t irq_input_state;
1069 void **irq_inputs;
e1833e1f
JM		 1070 /* Exception vectors */
1071 target_ulong excp_vectors[POWERPC_EXCP_NB];
1072 target_ulong excp_prefix;
1073 target_ulong ivor_mask;
1074 target_ulong ivpr_mask;
d63001d1 1075 target_ulong hreset_vector;
68c2dd70
AG		 1076 hwaddr mpic_iack;
1077 /* true when the external proxy facility mode is enabled */
1078 bool mpic_proxy;
932ccbdd
BH		 1079 /* set when the processor has an HV mode, thus HV priv
1080 * instructions and SPRs are diallowed if MSR:HV is 0
1081 */
1082 bool has_hv_mode;
7778a575
BH		 1083 /* On P7/P8, set when in PM state, we need to handle resume
1084 * in a special way (such as routing some resume causes to
1085 * 0x100), so flag this here.
1086 */
1087 bool in_pm_state;
e9df014c 1088#endif
3fc6c082
FB		 1089
1090 /* Those resources are used only during code translation */
3fc6c082 1091 /* opcode handlers */
b048960f 1092 opc_handler_t *opcodes[PPC_CPU_OPCODES_LEN];
3fc6c082 1093
5cbdb3a3 1094 /* Those resources are used only in QEMU core */
056401ea 1095 target_ulong hflags; /* hflags is a MSR & HFLAGS_MASK */
4abf79a4 1096 target_ulong hflags_nmsr; /* specific hflags, not coming from MSR */
9fb04491
BH		 1097 int immu_idx; /* precomputed MMU index to speed up insn access */
1098 int dmmu_idx; /* precomputed MMU index to speed up data accesses */
3fc6c082 1099
9fddaa0c 1100 /* Power management */
cd346349 1101 int (*check_pow)(CPUPPCState *env);
a541f297 1102
2c50e26e
EI		 1103#if !defined(CONFIG_USER_ONLY)
1104 void *load_info; /* Holds boot loading state. */
1105#endif
ddd1055b
FC		 1106
1107 /* booke timers */
1108
1109 /* Specifies bit locations of the Time Base used to signal a fixed timer
1110 * exception on a transition from 0 to 1. (watchdog or fixed-interval timer)
1111 *
1112 * 0 selects the least significant bit.
1113 * 63 selects the most significant bit.
1114 */
1115 uint8_t fit_period[4];
1116 uint8_t wdt_period[4];
80b3f79b
AK		 1117
1118 /* Transactional memory state */
1119 target_ulong tm_gpr[32];
1120 ppc_avr_t tm_vsr[64];
1121 uint64_t tm_cr;
1122 uint64_t tm_lr;
1123 uint64_t tm_ctr;
1124 uint64_t tm_fpscr;
1125 uint64_t tm_amr;
1126 uint64_t tm_ppr;
1127 uint64_t tm_vrsave;
1128 uint32_t tm_vscr;
1129 uint64_t tm_dscr;
1130 uint64_t tm_tar;
3fc6c082 1131};
79aceca5 1132
ddd1055b
FC		 1133#define SET_FIT_PERIOD(a_, b_, c_, d_) \
1134do { \
1135 env->fit_period[0] = (a_); \
1136 env->fit_period[1] = (b_); \
1137 env->fit_period[2] = (c_); \
1138 env->fit_period[3] = (d_); \
1139 } while (0)
1140
1141#define SET_WDT_PERIOD(a_, b_, c_, d_) \
1142do { \
1143 env->wdt_period[0] = (a_); \
1144 env->wdt_period[1] = (b_); \
1145 env->wdt_period[2] = (c_); \
1146 env->wdt_period[3] = (d_); \
1147 } while (0)
1148
2d34fe39
PB		 1149/**
1150 * PowerPCCPU:
1151 * @env: #CPUPPCState
1152 * @cpu_dt_id: CPU index used in the device tree. KVM uses this index too
1153 * @max_compat: Maximal supported logical PVR from the command line
1154 * @cpu_version: Current logical PVR, zero if in "raw" mode
1155 *
1156 * A PowerPC CPU.
1157 */
1158struct PowerPCCPU {
1159 /*< private >*/
1160 CPUState parent_obj;
1161 /*< public >*/
1162
1163 CPUPPCState env;
1164 int cpu_dt_id;
1165 uint32_t max_compat;
1166 uint32_t cpu_version;
1167};
1168
1169static inline PowerPCCPU *ppc_env_get_cpu(CPUPPCState *env)
1170{
1171 return container_of(env, PowerPCCPU, env);
1172}
1173
1174#define ENV_GET_CPU(e) CPU(ppc_env_get_cpu(e))
1175
1176#define ENV_OFFSET offsetof(PowerPCCPU, env)
1177
1178PowerPCCPUClass *ppc_cpu_class_by_pvr(uint32_t pvr);
1179PowerPCCPUClass *ppc_cpu_class_by_pvr_mask(uint32_t pvr);
1180
1181void ppc_cpu_do_interrupt(CPUState *cpu);
1182bool ppc_cpu_exec_interrupt(CPUState *cpu, int int_req);
1183void ppc_cpu_dump_state(CPUState *cpu, FILE *f, fprintf_function cpu_fprintf,
1184 int flags);
1185void ppc_cpu_dump_statistics(CPUState *cpu, FILE *f,
1186 fprintf_function cpu_fprintf, int flags);
1187int ppc_cpu_get_monitor_def(CPUState *cs, const char *name,
1188 uint64_t *pval);
1189hwaddr ppc_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
1190int ppc_cpu_gdb_read_register(CPUState *cpu, uint8_t *buf, int reg);
1191int ppc_cpu_gdb_read_register_apple(CPUState *cpu, uint8_t *buf, int reg);
1192int ppc_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
1193int ppc_cpu_gdb_write_register_apple(CPUState *cpu, uint8_t *buf, int reg);
1194int ppc64_cpu_write_elf64_note(WriteCoreDumpFunction f, CPUState *cs,
1195 int cpuid, void *opaque);
1196#ifndef CONFIG_USER_ONLY
1197void ppc_cpu_do_system_reset(CPUState *cs);
1198extern const struct VMStateDescription vmstate_ppc_cpu;
1199#endif
1d0cb67d 1200
3fc6c082 1201/*****************************************************************************/
397b457d 1202PowerPCCPU *cpu_ppc_init(const char *cpu_model);
2e70f6ef 1203void ppc_translate_init(void);
caf6316d 1204const char *ppc_cpu_lookup_alias(const char *alias);
7019cb3d 1205void gen_update_current_nip(void *opaque);
79aceca5
FB		 1206/* you can call this signal handler from your SIGBUS and SIGSEGV
1207 signal handlers to inform the virtual CPU of exceptions. non zero
1208 is returned if the signal was handled by the virtual CPU. */
36081602
JM		 1209int cpu_ppc_signal_handler (int host_signum, void *pinfo,
1210 void *puc);
cc8eae8a 1211#if defined(CONFIG_USER_ONLY)
7510454e
AF		 1212int ppc_cpu_handle_mmu_fault(CPUState *cpu, vaddr address, int rw,
1213 int mmu_idx);
cc8eae8a 1214#endif
a541f297 1215
76a66253 1216#if !defined(CONFIG_USER_ONLY)
45d827d2 1217void ppc_store_sdr1 (CPUPPCState *env, target_ulong value);
12de9a39 1218#endif /* !defined(CONFIG_USER_ONLY) */
0411a972 1219void ppc_store_msr (CPUPPCState *env, target_ulong value);
3fc6c082 1220
9a78eead 1221void ppc_cpu_list (FILE *f, fprintf_function cpu_fprintf);
2a48d993 1222int ppc_get_compat_smt_threads(PowerPCCPU *cpu);
eac4fba9 1223#if defined(TARGET_PPC64)
f9ab1e87 1224void ppc_set_compat(PowerPCCPU *cpu, uint32_t cpu_version, Error **errp);
eac4fba9 1225#endif
aaed909a 1226
9fddaa0c
FB		 1227/* Time-base and decrementer management */
1228#ifndef NO_CPU_IO_DEFS
e3ea6529 1229uint64_t cpu_ppc_load_tbl (CPUPPCState *env);
9fddaa0c
FB		 1230uint32_t cpu_ppc_load_tbu (CPUPPCState *env);
1231void cpu_ppc_store_tbu (CPUPPCState *env, uint32_t value);
1232void cpu_ppc_store_tbl (CPUPPCState *env, uint32_t value);
b711de95 1233uint64_t cpu_ppc_load_atbl (CPUPPCState *env);
a062e36c
JM		 1234uint32_t cpu_ppc_load_atbu (CPUPPCState *env);
1235void cpu_ppc_store_atbl (CPUPPCState *env, uint32_t value);
1236void cpu_ppc_store_atbu (CPUPPCState *env, uint32_t value);
e81a982a 1237bool ppc_decr_clear_on_delivery(CPUPPCState *env);
9fddaa0c
FB		 1238uint32_t cpu_ppc_load_decr (CPUPPCState *env);
1239void cpu_ppc_store_decr (CPUPPCState *env, uint32_t value);
58a7d328
JM		 1240uint32_t cpu_ppc_load_hdecr (CPUPPCState *env);
1241void cpu_ppc_store_hdecr (CPUPPCState *env, uint32_t value);
1242uint64_t cpu_ppc_load_purr (CPUPPCState *env);
d9bce9d9
JM		 1243uint32_t cpu_ppc601_load_rtcl (CPUPPCState *env);
1244uint32_t cpu_ppc601_load_rtcu (CPUPPCState *env);
1245#if !defined(CONFIG_USER_ONLY)
1246void cpu_ppc601_store_rtcl (CPUPPCState *env, uint32_t value);
1247void cpu_ppc601_store_rtcu (CPUPPCState *env, uint32_t value);
1248target_ulong load_40x_pit (CPUPPCState *env);
1249void store_40x_pit (CPUPPCState *env, target_ulong val);
8ecc7913 1250void store_40x_dbcr0 (CPUPPCState *env, uint32_t val);
c294fc58 1251void store_40x_sler (CPUPPCState *env, uint32_t val);
d9bce9d9
JM		 1252void store_booke_tcr (CPUPPCState *env, target_ulong val);
1253void store_booke_tsr (CPUPPCState *env, target_ulong val);
0a032cbe 1254void ppc_tlb_invalidate_all (CPUPPCState *env);
daf4f96e 1255void ppc_tlb_invalidate_one (CPUPPCState *env, target_ulong addr);
26a7f129 1256void cpu_ppc_set_papr(PowerPCCPU *cpu);
d9bce9d9 1257#endif
9fddaa0c 1258#endif
79aceca5 1259
d6478bc7
FC		 1260void store_fpscr(CPUPPCState *env, uint64_t arg, uint32_t mask);
1261
636aa200 1262static inline uint64_t ppc_dump_gpr(CPUPPCState *env, int gprn)
6b542af7
JM		 1263{
1264 uint64_t gprv;
1265
1266 gprv = env->gpr[gprn];
6b542af7
JM		 1267 if (env->flags & POWERPC_FLAG_SPE) {
1268 /* If the CPU implements the SPE extension, we have to get the
1269 * high bits of the GPR from the gprh storage area
1270 */
1271 gprv &= 0xFFFFFFFFULL;
1272 gprv |= (uint64_t)env->gprh[gprn] << 32;
1273 }
6b542af7
JM		 1274
1275 return gprv;
1276}
1277
2e719ba3 1278/* Device control registers */
73b01960
AG		 1279int ppc_dcr_read (ppc_dcr_t *dcr_env, int dcrn, uint32_t *valp);
1280int ppc_dcr_write (ppc_dcr_t *dcr_env, int dcrn, uint32_t val);
2e719ba3 1281
2994fd96 1282#define cpu_init(cpu_model) CPU(cpu_ppc_init(cpu_model))
397b457d 1283
9467d44c 1284#define cpu_signal_handler cpu_ppc_signal_handler
c732abe2 1285#define cpu_list ppc_cpu_list
9467d44c 1286
6ebbf390 1287/* MMU modes definitions */
6ebbf390 1288#define MMU_USER_IDX 0
97ed5ccd 1289static inline int cpu_mmu_index (CPUPPCState *env, bool ifetch)
6ebbf390 1290{
9fb04491 1291 return ifetch ? env->immu_idx : env->dmmu_idx;
6ebbf390
JM		 1292}
1293
022c62cb 1294#include "exec/cpu-all.h"
79aceca5 1295
3fc6c082 1296/*****************************************************************************/
e1571908 1297/* CRF definitions */
57951c27
AJ		 1298#define CRF_LT 3
1299#define CRF_GT 2
1300#define CRF_EQ 1
1301#define CRF_SO 0
e6bba2ef
NF		 1302#define CRF_CH (1 << CRF_LT)
1303#define CRF_CL (1 << CRF_GT)
1304#define CRF_CH_OR_CL (1 << CRF_EQ)
1305#define CRF_CH_AND_CL (1 << CRF_SO)
e1571908
AJ		 1306
1307/* XER definitions */
3d7b417e
AJ		 1308#define XER_SO 31
1309#define XER_OV 30
1310#define XER_CA 29
1311#define XER_CMP 8
1312#define XER_BC 0
da91a00f
RH		 1313#define xer_so (env->so)
1314#define xer_ov (env->ov)
1315#define xer_ca (env->ca)
3d7b417e
AJ		 1316#define xer_cmp ((env->xer >> XER_CMP) & 0xFF)
1317#define xer_bc ((env->xer >> XER_BC) & 0x7F)
79aceca5 1318
3fc6c082 1319/* SPR definitions */
80d11f44
JM		 1320#define SPR_MQ (0x000)
1321#define SPR_XER (0x001)
1322#define SPR_601_VRTCU (0x004)
1323#define SPR_601_VRTCL (0x005)
1324#define SPR_601_UDECR (0x006)
1325#define SPR_LR (0x008)
1326#define SPR_CTR (0x009)
f80872e2 1327#define SPR_UAMR (0x00C)
697ab892 1328#define SPR_DSCR (0x011)
80d11f44
JM		 1329#define SPR_DSISR (0x012)
1330#define SPR_DAR (0x013) /* DAE for PowerPC 601 */
1331#define SPR_601_RTCU (0x014)
1332#define SPR_601_RTCL (0x015)
1333#define SPR_DECR (0x016)
1334#define SPR_SDR1 (0x019)
1335#define SPR_SRR0 (0x01A)
1336#define SPR_SRR1 (0x01B)
697ab892 1337#define SPR_CFAR (0x01C)
80d11f44 1338#define SPR_AMR (0x01D)
9c1cf38d 1339#define SPR_ACOP (0x01F)
80d11f44 1340#define SPR_BOOKE_PID (0x030)
9c1cf38d 1341#define SPR_BOOKS_PID (0x030)
80d11f44
JM		 1342#define SPR_BOOKE_DECAR (0x036)
1343#define SPR_BOOKE_CSRR0 (0x03A)
1344#define SPR_BOOKE_CSRR1 (0x03B)
1345#define SPR_BOOKE_DEAR (0x03D)
a6eabb9e 1346#define SPR_IAMR (0x03D)
80d11f44
JM		 1347#define SPR_BOOKE_ESR (0x03E)
1348#define SPR_BOOKE_IVPR (0x03F)
1349#define SPR_MPC_EIE (0x050)
1350#define SPR_MPC_EID (0x051)
1351#define SPR_MPC_NRI (0x052)
cdcdda27
AK		 1352#define SPR_TFHAR (0x080)
1353#define SPR_TFIAR (0x081)
1354#define SPR_TEXASR (0x082)
1355#define SPR_TEXASRU (0x083)
0bfe9299 1356#define SPR_UCTRL (0x088)
80d11f44
JM		 1357#define SPR_MPC_CMPA (0x090)
1358#define SPR_MPC_CMPB (0x091)
1359#define SPR_MPC_CMPC (0x092)
1360#define SPR_MPC_CMPD (0x093)
1361#define SPR_MPC_ECR (0x094)
1362#define SPR_MPC_DER (0x095)
1363#define SPR_MPC_COUNTA (0x096)
1364#define SPR_MPC_COUNTB (0x097)
0bfe9299 1365#define SPR_CTRL (0x098)
80d11f44
JM		 1366#define SPR_MPC_CMPE (0x098)
1367#define SPR_MPC_CMPF (0x099)
7019cb3d 1368#define SPR_FSCR (0x099)
80d11f44
JM		 1369#define SPR_MPC_CMPG (0x09A)
1370#define SPR_MPC_CMPH (0x09B)
1371#define SPR_MPC_LCTRL1 (0x09C)
1372#define SPR_MPC_LCTRL2 (0x09D)
f80872e2 1373#define SPR_UAMOR (0x09D)
80d11f44
JM		 1374#define SPR_MPC_ICTRL (0x09E)
1375#define SPR_MPC_BAR (0x09F)
d6f1445f 1376#define SPR_PSPB (0x09F)
1488270e
BH		 1377#define SPR_DAWR (0x0B4)
1378#define SPR_RPR (0x0BA)
eb5ceb4d 1379#define SPR_CIABR (0x0BB)
1488270e
BH		 1380#define SPR_DAWRX (0x0BC)
1381#define SPR_HFSCR (0x0BE)
80d11f44
JM		 1382#define SPR_VRSAVE (0x100)
1383#define SPR_USPRG0 (0x100)
1384#define SPR_USPRG1 (0x101)
1385#define SPR_USPRG2 (0x102)
1386#define SPR_USPRG3 (0x103)
1387#define SPR_USPRG4 (0x104)
1388#define SPR_USPRG5 (0x105)
1389#define SPR_USPRG6 (0x106)
1390#define SPR_USPRG7 (0x107)
1391#define SPR_VTBL (0x10C)
1392#define SPR_VTBU (0x10D)
1393#define SPR_SPRG0 (0x110)
1394#define SPR_SPRG1 (0x111)
1395#define SPR_SPRG2 (0x112)
1396#define SPR_SPRG3 (0x113)
1397#define SPR_SPRG4 (0x114)
1398#define SPR_SCOMC (0x114)
1399#define SPR_SPRG5 (0x115)
1400#define SPR_SCOMD (0x115)
1401#define SPR_SPRG6 (0x116)
1402#define SPR_SPRG7 (0x117)
1403#define SPR_ASR (0x118)
1404#define SPR_EAR (0x11A)
1405#define SPR_TBL (0x11C)
1406#define SPR_TBU (0x11D)
1407#define SPR_TBU40 (0x11E)
1408#define SPR_SVR (0x11E)
1409#define SPR_BOOKE_PIR (0x11E)
1410#define SPR_PVR (0x11F)
1411#define SPR_HSPRG0 (0x130)
1412#define SPR_BOOKE_DBSR (0x130)
1413#define SPR_HSPRG1 (0x131)
1414#define SPR_HDSISR (0x132)
1415#define SPR_HDAR (0x133)
90dc8812 1416#define SPR_BOOKE_EPCR (0x133)
9d52e907 1417#define SPR_SPURR (0x134)
80d11f44
JM		 1418#define SPR_BOOKE_DBCR0 (0x134)
1419#define SPR_IBCR (0x135)
1420#define SPR_PURR (0x135)
1421#define SPR_BOOKE_DBCR1 (0x135)
1422#define SPR_DBCR (0x136)
1423#define SPR_HDEC (0x136)
1424#define SPR_BOOKE_DBCR2 (0x136)
1425#define SPR_HIOR (0x137)
1426#define SPR_MBAR (0x137)
1427#define SPR_RMOR (0x138)
1428#define SPR_BOOKE_IAC1 (0x138)
1429#define SPR_HRMOR (0x139)
1430#define SPR_BOOKE_IAC2 (0x139)
1431#define SPR_HSRR0 (0x13A)
1432#define SPR_BOOKE_IAC3 (0x13A)
1433#define SPR_HSRR1 (0x13B)
1434#define SPR_BOOKE_IAC4 (0x13B)
80d11f44 1435#define SPR_BOOKE_DAC1 (0x13C)
1488270e 1436#define SPR_MMCRH (0x13C)
80d11f44
JM		 1437#define SPR_DABR2 (0x13D)
1438#define SPR_BOOKE_DAC2 (0x13D)
1488270e 1439#define SPR_TFMR (0x13D)
80d11f44 1440#define SPR_BOOKE_DVC1 (0x13E)
6475c9f0 1441#define SPR_LPCR (0x13E)
80d11f44 1442#define SPR_BOOKE_DVC2 (0x13F)
1488270e 1443#define SPR_LPIDR (0x13F)
80d11f44 1444#define SPR_BOOKE_TSR (0x150)
1488270e
BH		 1445#define SPR_HMER (0x150)
1446#define SPR_HMEER (0x151)
6d9412ea 1447#define SPR_PCR (0x152)
1488270e 1448#define SPR_BOOKE_LPIDR (0x152)
80d11f44 1449#define SPR_BOOKE_TCR (0x154)
a1ef618a
AG		 1450#define SPR_BOOKE_TLB0PS (0x158)
1451#define SPR_BOOKE_TLB1PS (0x159)
1452#define SPR_BOOKE_TLB2PS (0x15A)
1453#define SPR_BOOKE_TLB3PS (0x15B)
1488270e 1454#define SPR_AMOR (0x15D)
84755ed5 1455#define SPR_BOOKE_MAS7_MAS3 (0x174)
80d11f44
JM		 1456#define SPR_BOOKE_IVOR0 (0x190)
1457#define SPR_BOOKE_IVOR1 (0x191)
1458#define SPR_BOOKE_IVOR2 (0x192)
1459#define SPR_BOOKE_IVOR3 (0x193)
1460#define SPR_BOOKE_IVOR4 (0x194)
1461#define SPR_BOOKE_IVOR5 (0x195)
1462#define SPR_BOOKE_IVOR6 (0x196)
1463#define SPR_BOOKE_IVOR7 (0x197)
1464#define SPR_BOOKE_IVOR8 (0x198)
1465#define SPR_BOOKE_IVOR9 (0x199)
1466#define SPR_BOOKE_IVOR10 (0x19A)
1467#define SPR_BOOKE_IVOR11 (0x19B)
1468#define SPR_BOOKE_IVOR12 (0x19C)
1469#define SPR_BOOKE_IVOR13 (0x19D)
1470#define SPR_BOOKE_IVOR14 (0x19E)
1471#define SPR_BOOKE_IVOR15 (0x19F)
e9205258
AG		 1472#define SPR_BOOKE_IVOR38 (0x1B0)
1473#define SPR_BOOKE_IVOR39 (0x1B1)
1474#define SPR_BOOKE_IVOR40 (0x1B2)
1475#define SPR_BOOKE_IVOR41 (0x1B3)
1476#define SPR_BOOKE_IVOR42 (0x1B4)
45eb5611
AG		 1477#define SPR_BOOKE_GIVOR2 (0x1B8)
1478#define SPR_BOOKE_GIVOR3 (0x1B9)
1479#define SPR_BOOKE_GIVOR4 (0x1BA)
1480#define SPR_BOOKE_GIVOR8 (0x1BB)
1481#define SPR_BOOKE_GIVOR13 (0x1BC)
1482#define SPR_BOOKE_GIVOR14 (0x1BD)
d1a721ab 1483#define SPR_TIR (0x1BE)
80d11f44
JM		 1484#define SPR_BOOKE_SPEFSCR (0x200)
1485#define SPR_Exxx_BBEAR (0x201)
1486#define SPR_Exxx_BBTAR (0x202)
1487#define SPR_Exxx_L1CFG0 (0x203)
d2ea2bf7 1488#define SPR_Exxx_L1CFG1 (0x204)
80d11f44
JM		 1489#define SPR_Exxx_NPIDR (0x205)
1490#define SPR_ATBL (0x20E)
1491#define SPR_ATBU (0x20F)
1492#define SPR_IBAT0U (0x210)
1493#define SPR_BOOKE_IVOR32 (0x210)
1494#define SPR_RCPU_MI_GRA (0x210)
1495#define SPR_IBAT0L (0x211)
1496#define SPR_BOOKE_IVOR33 (0x211)
1497#define SPR_IBAT1U (0x212)
1498#define SPR_BOOKE_IVOR34 (0x212)
1499#define SPR_IBAT1L (0x213)
1500#define SPR_BOOKE_IVOR35 (0x213)
1501#define SPR_IBAT2U (0x214)
1502#define SPR_BOOKE_IVOR36 (0x214)
1503#define SPR_IBAT2L (0x215)
1504#define SPR_BOOKE_IVOR37 (0x215)
1505#define SPR_IBAT3U (0x216)
1506#define SPR_IBAT3L (0x217)
1507#define SPR_DBAT0U (0x218)
1508#define SPR_RCPU_L2U_GRA (0x218)
1509#define SPR_DBAT0L (0x219)
1510#define SPR_DBAT1U (0x21A)
1511#define SPR_DBAT1L (0x21B)
1512#define SPR_DBAT2U (0x21C)
1513#define SPR_DBAT2L (0x21D)
1514#define SPR_DBAT3U (0x21E)
1515#define SPR_DBAT3L (0x21F)
1516#define SPR_IBAT4U (0x230)
1517#define SPR_RPCU_BBCMCR (0x230)
1518#define SPR_MPC_IC_CST (0x230)
1519#define SPR_Exxx_CTXCR (0x230)
1520#define SPR_IBAT4L (0x231)
1521#define SPR_MPC_IC_ADR (0x231)
1522#define SPR_Exxx_DBCR3 (0x231)
1523#define SPR_IBAT5U (0x232)
1524#define SPR_MPC_IC_DAT (0x232)
1525#define SPR_Exxx_DBCNT (0x232)
1526#define SPR_IBAT5L (0x233)
1527#define SPR_IBAT6U (0x234)
1528#define SPR_IBAT6L (0x235)
1529#define SPR_IBAT7U (0x236)
1530#define SPR_IBAT7L (0x237)
1531#define SPR_DBAT4U (0x238)
1532#define SPR_RCPU_L2U_MCR (0x238)
1533#define SPR_MPC_DC_CST (0x238)
1534#define SPR_Exxx_ALTCTXCR (0x238)
1535#define SPR_DBAT4L (0x239)
1536#define SPR_MPC_DC_ADR (0x239)
1537#define SPR_DBAT5U (0x23A)
1538#define SPR_BOOKE_MCSRR0 (0x23A)
1539#define SPR_MPC_DC_DAT (0x23A)
1540#define SPR_DBAT5L (0x23B)
1541#define SPR_BOOKE_MCSRR1 (0x23B)
1542#define SPR_DBAT6U (0x23C)
1543#define SPR_BOOKE_MCSR (0x23C)
1544#define SPR_DBAT6L (0x23D)
1545#define SPR_Exxx_MCAR (0x23D)
1546#define SPR_DBAT7U (0x23E)
1547#define SPR_BOOKE_DSRR0 (0x23E)
1548#define SPR_DBAT7L (0x23F)
1549#define SPR_BOOKE_DSRR1 (0x23F)
1550#define SPR_BOOKE_SPRG8 (0x25C)
1551#define SPR_BOOKE_SPRG9 (0x25D)
1552#define SPR_BOOKE_MAS0 (0x270)
1553#define SPR_BOOKE_MAS1 (0x271)
1554#define SPR_BOOKE_MAS2 (0x272)
1555#define SPR_BOOKE_MAS3 (0x273)
1556#define SPR_BOOKE_MAS4 (0x274)
1557#define SPR_BOOKE_MAS5 (0x275)
1558#define SPR_BOOKE_MAS6 (0x276)
1559#define SPR_BOOKE_PID1 (0x279)
1560#define SPR_BOOKE_PID2 (0x27A)
1561#define SPR_MPC_DPDR (0x280)
1562#define SPR_MPC_IMMR (0x288)
1563#define SPR_BOOKE_TLB0CFG (0x2B0)
1564#define SPR_BOOKE_TLB1CFG (0x2B1)
1565#define SPR_BOOKE_TLB2CFG (0x2B2)
1566#define SPR_BOOKE_TLB3CFG (0x2B3)
1567#define SPR_BOOKE_EPR (0x2BE)
1568#define SPR_PERF0 (0x300)
1569#define SPR_RCPU_MI_RBA0 (0x300)
1570#define SPR_MPC_MI_CTR (0x300)
14646457 1571#define SPR_POWER_USIER (0x300)
80d11f44
JM		 1572#define SPR_PERF1 (0x301)
1573#define SPR_RCPU_MI_RBA1 (0x301)
70c53407 1574#define SPR_POWER_UMMCR2 (0x301)
80d11f44
JM		 1575#define SPR_PERF2 (0x302)
1576#define SPR_RCPU_MI_RBA2 (0x302)
1577#define SPR_MPC_MI_AP (0x302)
75b9c321 1578#define SPR_POWER_UMMCRA (0x302)
80d11f44
JM		 1579#define SPR_PERF3 (0x303)
1580#define SPR_RCPU_MI_RBA3 (0x303)
1581#define SPR_MPC_MI_EPN (0x303)
fd51ff63 1582#define SPR_POWER_UPMC1 (0x303)
80d11f44 1583#define SPR_PERF4 (0x304)
fd51ff63 1584#define SPR_POWER_UPMC2 (0x304)
80d11f44
JM		 1585#define SPR_PERF5 (0x305)
1586#define SPR_MPC_MI_TWC (0x305)
fd51ff63 1587#define SPR_POWER_UPMC3 (0x305)
80d11f44
JM		 1588#define SPR_PERF6 (0x306)
1589#define SPR_MPC_MI_RPN (0x306)
fd51ff63 1590#define SPR_POWER_UPMC4 (0x306)
80d11f44 1591#define SPR_PERF7 (0x307)
fd51ff63 1592#define SPR_POWER_UPMC5 (0x307)
80d11f44
JM		 1593#define SPR_PERF8 (0x308)
1594#define SPR_RCPU_L2U_RBA0 (0x308)
1595#define SPR_MPC_MD_CTR (0x308)
fd51ff63 1596#define SPR_POWER_UPMC6 (0x308)
80d11f44
JM		 1597#define SPR_PERF9 (0x309)
1598#define SPR_RCPU_L2U_RBA1 (0x309)
1599#define SPR_MPC_MD_CASID (0x309)
c36c97f8 1600#define SPR_970_UPMC7 (0X309)
80d11f44
JM		 1601#define SPR_PERFA (0x30A)
1602#define SPR_RCPU_L2U_RBA2 (0x30A)
1603#define SPR_MPC_MD_AP (0x30A)
c36c97f8 1604#define SPR_970_UPMC8 (0X30A)
80d11f44
JM		 1605#define SPR_PERFB (0x30B)
1606#define SPR_RCPU_L2U_RBA3 (0x30B)
1607#define SPR_MPC_MD_EPN (0x30B)
fd51ff63 1608#define SPR_POWER_UMMCR0 (0X30B)
80d11f44
JM		 1609#define SPR_PERFC (0x30C)
1610#define SPR_MPC_MD_TWB (0x30C)
fd51ff63 1611#define SPR_POWER_USIAR (0X30C)
80d11f44
JM		 1612#define SPR_PERFD (0x30D)
1613#define SPR_MPC_MD_TWC (0x30D)
fd51ff63 1614#define SPR_POWER_USDAR (0X30D)
80d11f44
JM		 1615#define SPR_PERFE (0x30E)
1616#define SPR_MPC_MD_RPN (0x30E)
fd51ff63 1617#define SPR_POWER_UMMCR1 (0X30E)
80d11f44
JM		 1618#define SPR_PERFF (0x30F)
1619#define SPR_MPC_MD_TW (0x30F)
1620#define SPR_UPERF0 (0x310)
14646457 1621#define SPR_POWER_SIER (0x310)
80d11f44 1622#define SPR_UPERF1 (0x311)
70c53407 1623#define SPR_POWER_MMCR2 (0x311)
80d11f44 1624#define SPR_UPERF2 (0x312)
75b9c321 1625#define SPR_POWER_MMCRA (0X312)
80d11f44 1626#define SPR_UPERF3 (0x313)
fd51ff63 1627#define SPR_POWER_PMC1 (0X313)
80d11f44 1628#define SPR_UPERF4 (0x314)
fd51ff63 1629#define SPR_POWER_PMC2 (0X314)
80d11f44 1630#define SPR_UPERF5 (0x315)
fd51ff63 1631#define SPR_POWER_PMC3 (0X315)
80d11f44 1632#define SPR_UPERF6 (0x316)
fd51ff63 1633#define SPR_POWER_PMC4 (0X316)
80d11f44 1634#define SPR_UPERF7 (0x317)
fd51ff63 1635#define SPR_POWER_PMC5 (0X317)
80d11f44 1636#define SPR_UPERF8 (0x318)
fd51ff63 1637#define SPR_POWER_PMC6 (0X318)
80d11f44 1638#define SPR_UPERF9 (0x319)
c36c97f8 1639#define SPR_970_PMC7 (0X319)
80d11f44 1640#define SPR_UPERFA (0x31A)
c36c97f8 1641#define SPR_970_PMC8 (0X31A)
80d11f44 1642#define SPR_UPERFB (0x31B)
fd51ff63 1643#define SPR_POWER_MMCR0 (0X31B)
80d11f44 1644#define SPR_UPERFC (0x31C)
fd51ff63 1645#define SPR_POWER_SIAR (0X31C)
80d11f44 1646#define SPR_UPERFD (0x31D)
fd51ff63 1647#define SPR_POWER_SDAR (0X31D)
80d11f44 1648#define SPR_UPERFE (0x31E)
fd51ff63 1649#define SPR_POWER_MMCR1 (0X31E)
80d11f44
JM		 1650#define SPR_UPERFF (0x31F)
1651#define SPR_RCPU_MI_RA0 (0x320)
1652#define SPR_MPC_MI_DBCAM (0x320)
4ee4a03b 1653#define SPR_BESCRS (0x320)
80d11f44
JM		 1654#define SPR_RCPU_MI_RA1 (0x321)
1655#define SPR_MPC_MI_DBRAM0 (0x321)
4ee4a03b 1656#define SPR_BESCRSU (0x321)
80d11f44
JM		 1657#define SPR_RCPU_MI_RA2 (0x322)
1658#define SPR_MPC_MI_DBRAM1 (0x322)
4ee4a03b 1659#define SPR_BESCRR (0x322)
80d11f44 1660#define SPR_RCPU_MI_RA3 (0x323)
4ee4a03b
AK		 1661#define SPR_BESCRRU (0x323)
1662#define SPR_EBBHR (0x324)
1663#define SPR_EBBRR (0x325)
1664#define SPR_BESCR (0x326)
80d11f44
JM		 1665#define SPR_RCPU_L2U_RA0 (0x328)
1666#define SPR_MPC_MD_DBCAM (0x328)
1667#define SPR_RCPU_L2U_RA1 (0x329)
1668#define SPR_MPC_MD_DBRAM0 (0x329)
1669#define SPR_RCPU_L2U_RA2 (0x32A)
1670#define SPR_MPC_MD_DBRAM1 (0x32A)
1671#define SPR_RCPU_L2U_RA3 (0x32B)
60511041 1672#define SPR_TAR (0x32F)
21a558be 1673#define SPR_IC (0x350)
3ba55e39 1674#define SPR_VTB (0x351)
1488270e 1675#define SPR_MMCRC (0x353)
80d11f44
JM		 1676#define SPR_440_INV0 (0x370)
1677#define SPR_440_INV1 (0x371)
1678#define SPR_440_INV2 (0x372)
1679#define SPR_440_INV3 (0x373)
1680#define SPR_440_ITV0 (0x374)
1681#define SPR_440_ITV1 (0x375)
1682#define SPR_440_ITV2 (0x376)
1683#define SPR_440_ITV3 (0x377)
1684#define SPR_440_CCR1 (0x378)
14646457
BH		 1685#define SPR_TACR (0x378)
1686#define SPR_TCSCR (0x379)
1687#define SPR_CSIGR (0x37a)
80d11f44 1688#define SPR_DCRIPR (0x37B)
14646457
BH		 1689#define SPR_POWER_SPMC1 (0x37C)
1690#define SPR_POWER_SPMC2 (0x37D)
70c53407 1691#define SPR_POWER_MMCRS (0x37E)
9c1cf38d 1692#define SPR_WORT (0x37F)
80d11f44 1693#define SPR_PPR (0x380)
bd928eba 1694#define SPR_750_GQR0 (0x390)
80d11f44 1695#define SPR_440_DNV0 (0x390)
bd928eba 1696#define SPR_750_GQR1 (0x391)
80d11f44 1697#define SPR_440_DNV1 (0x391)
bd928eba 1698#define SPR_750_GQR2 (0x392)
80d11f44 1699#define SPR_440_DNV2 (0x392)
bd928eba 1700#define SPR_750_GQR3 (0x393)
80d11f44 1701#define SPR_440_DNV3 (0x393)
bd928eba 1702#define SPR_750_GQR4 (0x394)
80d11f44 1703#define SPR_440_DTV0 (0x394)
bd928eba 1704#define SPR_750_GQR5 (0x395)
80d11f44 1705#define SPR_440_DTV1 (0x395)
bd928eba 1706#define SPR_750_GQR6 (0x396)
80d11f44 1707#define SPR_440_DTV2 (0x396)
bd928eba 1708#define SPR_750_GQR7 (0x397)
80d11f44 1709#define SPR_440_DTV3 (0x397)
bd928eba
JM		 1710#define SPR_750_THRM4 (0x398)
1711#define SPR_750CL_HID2 (0x398)
80d11f44 1712#define SPR_440_DVLIM (0x398)
bd928eba 1713#define SPR_750_WPAR (0x399)
80d11f44 1714#define SPR_440_IVLIM (0x399)
1488270e 1715#define SPR_TSCR (0x399)
bd928eba
JM		 1716#define SPR_750_DMAU (0x39A)
1717#define SPR_750_DMAL (0x39B)
80d11f44
JM		 1718#define SPR_440_RSTCFG (0x39B)
1719#define SPR_BOOKE_DCDBTRL (0x39C)
1720#define SPR_BOOKE_DCDBTRH (0x39D)
1721#define SPR_BOOKE_ICDBTRL (0x39E)
1722#define SPR_BOOKE_ICDBTRH (0x39F)
cb8b8bf8
AK		 1723#define SPR_74XX_UMMCR2 (0x3A0)
1724#define SPR_7XX_UPMC5 (0x3A1)
1725#define SPR_7XX_UPMC6 (0x3A2)
80d11f44 1726#define SPR_UBAMR (0x3A7)
cb8b8bf8
AK		 1727#define SPR_7XX_UMMCR0 (0x3A8)
1728#define SPR_7XX_UPMC1 (0x3A9)
1729#define SPR_7XX_UPMC2 (0x3AA)
1730#define SPR_7XX_USIAR (0x3AB)
1731#define SPR_7XX_UMMCR1 (0x3AC)
1732#define SPR_7XX_UPMC3 (0x3AD)
1733#define SPR_7XX_UPMC4 (0x3AE)
80d11f44
JM		 1734#define SPR_USDA (0x3AF)
1735#define SPR_40x_ZPR (0x3B0)
1736#define SPR_BOOKE_MAS7 (0x3B0)
cb8b8bf8
AK		 1737#define SPR_74XX_MMCR2 (0x3B0)
1738#define SPR_7XX_PMC5 (0x3B1)
80d11f44 1739#define SPR_40x_PID (0x3B1)
cb8b8bf8 1740#define SPR_7XX_PMC6 (0x3B2)
80d11f44 1741#define SPR_440_MMUCR (0x3B2)
80d11f44
JM		 1742#define SPR_4xx_CCR0 (0x3B3)
1743#define SPR_BOOKE_EPLC (0x3B3)
80d11f44
JM		 1744#define SPR_405_IAC3 (0x3B4)
1745#define SPR_BOOKE_EPSC (0x3B4)
80d11f44 1746#define SPR_405_IAC4 (0x3B5)
80d11f44 1747#define SPR_405_DVC1 (0x3B6)
80d11f44 1748#define SPR_405_DVC2 (0x3B7)
80d11f44 1749#define SPR_BAMR (0x3B7)
cb8b8bf8
AK		 1750#define SPR_7XX_MMCR0 (0x3B8)
1751#define SPR_7XX_PMC1 (0x3B9)
80d11f44 1752#define SPR_40x_SGR (0x3B9)
cb8b8bf8 1753#define SPR_7XX_PMC2 (0x3BA)
80d11f44 1754#define SPR_40x_DCWR (0x3BA)
cb8b8bf8 1755#define SPR_7XX_SIAR (0x3BB)
80d11f44 1756#define SPR_405_SLER (0x3BB)
cb8b8bf8 1757#define SPR_7XX_MMCR1 (0x3BC)
80d11f44 1758#define SPR_405_SU0R (0x3BC)
80d11f44 1759#define SPR_401_SKR (0x3BC)
cb8b8bf8 1760#define SPR_7XX_PMC3 (0x3BD)
80d11f44 1761#define SPR_405_DBCR1 (0x3BD)
cb8b8bf8 1762#define SPR_7XX_PMC4 (0x3BE)
80d11f44 1763#define SPR_SDA (0x3BF)
80d11f44
JM		 1764#define SPR_403_VTBL (0x3CC)
1765#define SPR_403_VTBU (0x3CD)
1766#define SPR_DMISS (0x3D0)
1767#define SPR_DCMP (0x3D1)
1768#define SPR_HASH1 (0x3D2)
1769#define SPR_HASH2 (0x3D3)
1770#define SPR_BOOKE_ICDBDR (0x3D3)
1771#define SPR_TLBMISS (0x3D4)
1772#define SPR_IMISS (0x3D4)
1773#define SPR_40x_ESR (0x3D4)
1774#define SPR_PTEHI (0x3D5)
1775#define SPR_ICMP (0x3D5)
1776#define SPR_40x_DEAR (0x3D5)
1777#define SPR_PTELO (0x3D6)
1778#define SPR_RPA (0x3D6)
1779#define SPR_40x_EVPR (0x3D6)
1780#define SPR_L3PM (0x3D7)
1781#define SPR_403_CDBCR (0x3D7)
4e777442 1782#define SPR_L3ITCR0 (0x3D8)
80d11f44
JM		 1783#define SPR_TCR (0x3D8)
1784#define SPR_40x_TSR (0x3D8)
1785#define SPR_IBR (0x3DA)
1786#define SPR_40x_TCR (0x3DA)
1787#define SPR_ESASRR (0x3DB)
1788#define SPR_40x_PIT (0x3DB)
1789#define SPR_403_TBL (0x3DC)
1790#define SPR_403_TBU (0x3DD)
1791#define SPR_SEBR (0x3DE)
1792#define SPR_40x_SRR2 (0x3DE)
1793#define SPR_SER (0x3DF)
1794#define SPR_40x_SRR3 (0x3DF)
4e777442 1795#define SPR_L3OHCR (0x3E8)
80d11f44
JM		 1796#define SPR_L3ITCR1 (0x3E9)
1797#define SPR_L3ITCR2 (0x3EA)
1798#define SPR_L3ITCR3 (0x3EB)
1799#define SPR_HID0 (0x3F0)
1800#define SPR_40x_DBSR (0x3F0)
1801#define SPR_HID1 (0x3F1)
1802#define SPR_IABR (0x3F2)
1803#define SPR_40x_DBCR0 (0x3F2)
1804#define SPR_601_HID2 (0x3F2)
1805#define SPR_Exxx_L1CSR0 (0x3F2)
1806#define SPR_ICTRL (0x3F3)
1807#define SPR_HID2 (0x3F3)
bd928eba 1808#define SPR_750CL_HID4 (0x3F3)
80d11f44
JM		 1809#define SPR_Exxx_L1CSR1 (0x3F3)
1810#define SPR_440_DBDR (0x3F3)
1811#define SPR_LDSTDB (0x3F4)
bd928eba 1812#define SPR_750_TDCL (0x3F4)
80d11f44
JM		 1813#define SPR_40x_IAC1 (0x3F4)
1814#define SPR_MMUCSR0 (0x3F4)
ba881002 1815#define SPR_970_HID4 (0x3F4)
80d11f44 1816#define SPR_DABR (0x3F5)
3fc6c082 1817#define DABR_MASK (~(target_ulong)0x7)
80d11f44
JM		 1818#define SPR_Exxx_BUCSR (0x3F5)
1819#define SPR_40x_IAC2 (0x3F5)
1820#define SPR_601_HID5 (0x3F5)
1821#define SPR_40x_DAC1 (0x3F6)
1822#define SPR_MSSCR0 (0x3F6)
1823#define SPR_970_HID5 (0x3F6)
1824#define SPR_MSSSR0 (0x3F7)
4e777442 1825#define SPR_MSSCR1 (0x3F7)
80d11f44
JM		 1826#define SPR_DABRX (0x3F7)
1827#define SPR_40x_DAC2 (0x3F7)
1828#define SPR_MMUCFG (0x3F7)
1829#define SPR_LDSTCR (0x3F8)
1830#define SPR_L2PMCR (0x3F8)
bd928eba 1831#define SPR_750FX_HID2 (0x3F8)
80d11f44
JM		 1832#define SPR_Exxx_L1FINV0 (0x3F8)
1833#define SPR_L2CR (0x3F9)
80d11f44 1834#define SPR_L3CR (0x3FA)
bd928eba 1835#define SPR_750_TDCH (0x3FA)
80d11f44
JM		 1836#define SPR_IABR2 (0x3FA)
1837#define SPR_40x_DCCR (0x3FA)
1838#define SPR_ICTC (0x3FB)
1839#define SPR_40x_ICCR (0x3FB)
1840#define SPR_THRM1 (0x3FC)
1841#define SPR_403_PBL1 (0x3FC)
1842#define SPR_SP (0x3FD)
1843#define SPR_THRM2 (0x3FD)
1844#define SPR_403_PBU1 (0x3FD)
1845#define SPR_604_HID13 (0x3FD)
1846#define SPR_LT (0x3FE)
1847#define SPR_THRM3 (0x3FE)
1848#define SPR_RCPU_FPECR (0x3FE)
1849#define SPR_403_PBL2 (0x3FE)
1850#define SPR_PIR (0x3FF)
1851#define SPR_403_PBU2 (0x3FF)
1852#define SPR_601_HID15 (0x3FF)
1853#define SPR_604_HID15 (0x3FF)
1854#define SPR_E500_SVR (0x3FF)
79aceca5 1855
84755ed5
AG		 1856/* Disable MAS Interrupt Updates for Hypervisor */
1857#define EPCR_DMIUH (1 << 22)
1858/* Disable Guest TLB Management Instructions */
1859#define EPCR_DGTMI (1 << 23)
1860/* Guest Interrupt Computation Mode */
1861#define EPCR_GICM (1 << 24)
1862/* Interrupt Computation Mode */
1863#define EPCR_ICM (1 << 25)
1864/* Disable Embedded Hypervisor Debug */
1865#define EPCR_DUVD (1 << 26)
1866/* Instruction Storage Interrupt Directed to Guest State */
1867#define EPCR_ISIGS (1 << 27)
1868/* Data Storage Interrupt Directed to Guest State */
1869#define EPCR_DSIGS (1 << 28)
1870/* Instruction TLB Error Interrupt Directed to Guest State */
1871#define EPCR_ITLBGS (1 << 29)
1872/* Data TLB Error Interrupt Directed to Guest State */
1873#define EPCR_DTLBGS (1 << 30)
1874/* External Input Interrupt Directed to Guest State */
1875#define EPCR_EXTGS (1 << 31)
1876
ea71258d
AG		 1877#define L1CSR0_CPE 0x00010000 /* Data Cache Parity Enable */
1878#define L1CSR0_CUL 0x00000400 /* (D-)Cache Unable to Lock */
1879#define L1CSR0_DCLFR 0x00000100 /* D-Cache Lock Flash Reset */
1880#define L1CSR0_DCFI 0x00000002 /* Data Cache Flash Invalidate */
1881#define L1CSR0_DCE 0x00000001 /* Data Cache Enable */
1882
1883#define L1CSR1_CPE 0x00010000 /* Instruction Cache Parity Enable */
1884#define L1CSR1_ICUL 0x00000400 /* I-Cache Unable to Lock */
1885#define L1CSR1_ICLFR 0x00000100 /* I-Cache Lock Flash Reset */
1886#define L1CSR1_ICFI 0x00000002 /* Instruction Cache Flash Invalidate */
1887#define L1CSR1_ICE 0x00000001 /* Instruction Cache Enable */
1888
bbc01ca7 1889/* HID0 bits */
1488270e
BH		 1890#define HID0_DEEPNAP (1 << 24) /* pre-2.06 */
1891#define HID0_DOZE (1 << 23) /* pre-2.06 */
1892#define HID0_NAP (1 << 22) /* pre-2.06 */
1893#define HID0_HILE (1ull << (63 - 19)) /* POWER8 */
bbc01ca7 1894
c29b735c
NF		 1895/*****************************************************************************/
1896/* PowerPC Instructions types definitions */
1897enum {
1898 PPC_NONE = 0x0000000000000000ULL,
1899 /* PowerPC base instructions set */
1900 PPC_INSNS_BASE = 0x0000000000000001ULL,
1901 /* integer operations instructions */
1902#define PPC_INTEGER PPC_INSNS_BASE
1903 /* flow control instructions */
1904#define PPC_FLOW PPC_INSNS_BASE
1905 /* virtual memory instructions */
1906#define PPC_MEM PPC_INSNS_BASE
1907 /* ld/st with reservation instructions */
1908#define PPC_RES PPC_INSNS_BASE
1909 /* spr/msr access instructions */
1910#define PPC_MISC PPC_INSNS_BASE
1911 /* Deprecated instruction sets */
1912 /* Original POWER instruction set */
1913 PPC_POWER = 0x0000000000000002ULL,
1914 /* POWER2 instruction set extension */
1915 PPC_POWER2 = 0x0000000000000004ULL,
1916 /* Power RTC support */
1917 PPC_POWER_RTC = 0x0000000000000008ULL,
1918 /* Power-to-PowerPC bridge (601) */
1919 PPC_POWER_BR = 0x0000000000000010ULL,
1920 /* 64 bits PowerPC instruction set */
1921 PPC_64B = 0x0000000000000020ULL,
1922 /* New 64 bits extensions (PowerPC 2.0x) */
1923 PPC_64BX = 0x0000000000000040ULL,
1924 /* 64 bits hypervisor extensions */
1925 PPC_64H = 0x0000000000000080ULL,
1926 /* New wait instruction (PowerPC 2.0x) */
1927 PPC_WAIT = 0x0000000000000100ULL,
1928 /* Time base mftb instruction */
1929 PPC_MFTB = 0x0000000000000200ULL,
1930
1931 /* Fixed-point unit extensions */
1932 /* PowerPC 602 specific */
1933 PPC_602_SPEC = 0x0000000000000400ULL,
1934 /* isel instruction */
1935 PPC_ISEL = 0x0000000000000800ULL,
1936 /* popcntb instruction */
1937 PPC_POPCNTB = 0x0000000000001000ULL,
1938 /* string load / store */
1939 PPC_STRING = 0x0000000000002000ULL,
b7815375
BH		 1940 /* real mode cache inhibited load / store */
1941 PPC_CILDST = 0x0000000000004000ULL,
c29b735c
NF		 1942
1943 /* Floating-point unit extensions */
1944 /* Optional floating point instructions */
1945 PPC_FLOAT = 0x0000000000010000ULL,
1946 /* New floating-point extensions (PowerPC 2.0x) */
1947 PPC_FLOAT_EXT = 0x0000000000020000ULL,
1948 PPC_FLOAT_FSQRT = 0x0000000000040000ULL,
1949 PPC_FLOAT_FRES = 0x0000000000080000ULL,
1950 PPC_FLOAT_FRSQRTE = 0x0000000000100000ULL,
1951 PPC_FLOAT_FRSQRTES = 0x0000000000200000ULL,
1952 PPC_FLOAT_FSEL = 0x0000000000400000ULL,
1953 PPC_FLOAT_STFIWX = 0x0000000000800000ULL,
1954
1955 /* Vector/SIMD extensions */
1956 /* Altivec support */
1957 PPC_ALTIVEC = 0x0000000001000000ULL,
1958 /* PowerPC 2.03 SPE extension */
1959 PPC_SPE = 0x0000000002000000ULL,
1960 /* PowerPC 2.03 SPE single-precision floating-point extension */
1961 PPC_SPE_SINGLE = 0x0000000004000000ULL,
1962 /* PowerPC 2.03 SPE double-precision floating-point extension */
1963 PPC_SPE_DOUBLE = 0x0000000008000000ULL,
1964
1965 /* Optional memory control instructions */
1966 PPC_MEM_TLBIA = 0x0000000010000000ULL,
1967 PPC_MEM_TLBIE = 0x0000000020000000ULL,
1968 PPC_MEM_TLBSYNC = 0x0000000040000000ULL,
1969 /* sync instruction */
1970 PPC_MEM_SYNC = 0x0000000080000000ULL,
1971 /* eieio instruction */
1972 PPC_MEM_EIEIO = 0x0000000100000000ULL,
1973
1974 /* Cache control instructions */
1975 PPC_CACHE = 0x0000000200000000ULL,
1976 /* icbi instruction */
1977 PPC_CACHE_ICBI = 0x0000000400000000ULL,
8e33944f 1978 /* dcbz instruction */
c29b735c 1979 PPC_CACHE_DCBZ = 0x0000000800000000ULL,
c29b735c
NF		 1980 /* dcba instruction */
1981 PPC_CACHE_DCBA = 0x0000002000000000ULL,
1982 /* Freescale cache locking instructions */
1983 PPC_CACHE_LOCK = 0x0000004000000000ULL,
1984
1985 /* MMU related extensions */
1986 /* external control instructions */
1987 PPC_EXTERN = 0x0000010000000000ULL,
1988 /* segment register access instructions */
1989 PPC_SEGMENT = 0x0000020000000000ULL,
1990 /* PowerPC 6xx TLB management instructions */
1991 PPC_6xx_TLB = 0x0000040000000000ULL,
1992 /* PowerPC 74xx TLB management instructions */
1993 PPC_74xx_TLB = 0x0000080000000000ULL,
1994 /* PowerPC 40x TLB management instructions */
1995 PPC_40x_TLB = 0x0000100000000000ULL,
1996 /* segment register access instructions for PowerPC 64 "bridge" */
1997 PPC_SEGMENT_64B = 0x0000200000000000ULL,
1998 /* SLB management */
1999 PPC_SLBI = 0x0000400000000000ULL,
2000
2001 /* Embedded PowerPC dedicated instructions */
2002 PPC_WRTEE = 0x0001000000000000ULL,
2003 /* PowerPC 40x exception model */
2004 PPC_40x_EXCP = 0x0002000000000000ULL,
2005 /* PowerPC 405 Mac instructions */
2006 PPC_405_MAC = 0x0004000000000000ULL,
2007 /* PowerPC 440 specific instructions */
2008 PPC_440_SPEC = 0x0008000000000000ULL,
2009 /* BookE (embedded) PowerPC specification */
2010 PPC_BOOKE = 0x0010000000000000ULL,
2011 /* mfapidi instruction */
2012 PPC_MFAPIDI = 0x0020000000000000ULL,
2013 /* tlbiva instruction */
2014 PPC_TLBIVA = 0x0040000000000000ULL,
2015 /* tlbivax instruction */
2016 PPC_TLBIVAX = 0x0080000000000000ULL,
2017 /* PowerPC 4xx dedicated instructions */
2018 PPC_4xx_COMMON = 0x0100000000000000ULL,
2019 /* PowerPC 40x ibct instructions */
2020 PPC_40x_ICBT = 0x0200000000000000ULL,
2021 /* rfmci is not implemented in all BookE PowerPC */
2022 PPC_RFMCI = 0x0400000000000000ULL,
2023 /* rfdi instruction */
2024 PPC_RFDI = 0x0800000000000000ULL,
2025 /* DCR accesses */
2026 PPC_DCR = 0x1000000000000000ULL,
2027 /* DCR extended accesse */
2028 PPC_DCRX = 0x2000000000000000ULL,
2029 /* user-mode DCR access, implemented in PowerPC 460 */
2030 PPC_DCRUX = 0x4000000000000000ULL,
eaabeef2
DG		 2031 /* popcntw and popcntd instructions */
2032 PPC_POPCNTWD = 0x8000000000000000ULL,
01662f3e 2033
02d4eae4
DG		 2034#define PPC_TCG_INSNS (PPC_INSNS_BASE | PPC_POWER | PPC_POWER2 \
2035 | PPC_POWER_RTC | PPC_POWER_BR | PPC_64B \
2036 | PPC_64BX | PPC_64H | PPC_WAIT | PPC_MFTB \
2037 | PPC_602_SPEC | PPC_ISEL | PPC_POPCNTB \
2038 | PPC_STRING | PPC_FLOAT | PPC_FLOAT_EXT \
2039 | PPC_FLOAT_FSQRT | PPC_FLOAT_FRES \
2040 | PPC_FLOAT_FRSQRTE | PPC_FLOAT_FRSQRTES \
2041 | PPC_FLOAT_FSEL | PPC_FLOAT_STFIWX \
2042 | PPC_ALTIVEC | PPC_SPE | PPC_SPE_SINGLE \
2043 | PPC_SPE_DOUBLE | PPC_MEM_TLBIA \
2044 | PPC_MEM_TLBIE | PPC_MEM_TLBSYNC \
2045 | PPC_MEM_SYNC | PPC_MEM_EIEIO \
2046 | PPC_CACHE | PPC_CACHE_ICBI \
8e33944f 2047 | PPC_CACHE_DCBZ \
02d4eae4
DG		 2048 | PPC_CACHE_DCBA | PPC_CACHE_LOCK \
2049 | PPC_EXTERN | PPC_SEGMENT | PPC_6xx_TLB \
2050 | PPC_74xx_TLB | PPC_40x_TLB | PPC_SEGMENT_64B \
2051 | PPC_SLBI | PPC_WRTEE | PPC_40x_EXCP \
2052 | PPC_405_MAC | PPC_440_SPEC | PPC_BOOKE \
2053 | PPC_MFAPIDI | PPC_TLBIVA | PPC_TLBIVAX \
2054 | PPC_4xx_COMMON | PPC_40x_ICBT | PPC_RFMCI \
2055 | PPC_RFDI | PPC_DCR | PPC_DCRX | PPC_DCRUX \
b7815375 2056 | PPC_POPCNTWD | PPC_CILDST)
02d4eae4 2057
01662f3e
AG		 2058 /* extended type values */
2059
2060 /* BookE 2.06 PowerPC specification */
2061 PPC2_BOOKE206 = 0x0000000000000001ULL,
a7342588
DG		 2062 /* VSX (extensions to Altivec / VMX) */
2063 PPC2_VSX = 0x0000000000000002ULL,
2064 /* Decimal Floating Point (DFP) */
2065 PPC2_DFP = 0x0000000000000004ULL,
3f9f6a50
AG		 2066 /* Embedded.Processor Control */
2067 PPC2_PRCNTL = 0x0000000000000008ULL,
cd6e9320
TH		 2068 /* Byte-reversed, indexed, double-word load and store */
2069 PPC2_DBRX = 0x0000000000000010ULL,
9c2627b0
AJ		 2070 /* Book I 2.05 PowerPC specification */
2071 PPC2_ISA205 = 0x0000000000000020ULL,
dbcc48fa
TM		 2072 /* VSX additions in ISA 2.07 */
2073 PPC2_VSX207 = 0x0000000000000040ULL,
86ba37ed
TM		 2074 /* ISA 2.06B bpermd */
2075 PPC2_PERM_ISA206 = 0x0000000000000080ULL,
a824bc19
TM		 2076 /* ISA 2.06B divide extended variants */
2077 PPC2_DIVE_ISA206 = 0x0000000000000100ULL,
1fa6c533
TM		 2078 /* ISA 2.06B larx/stcx. instructions */
2079 PPC2_ATOMIC_ISA206 = 0x0000000000000200ULL,
1b0bd002
TM		 2080 /* ISA 2.06B floating point integer conversion */
2081 PPC2_FP_CVT_ISA206 = 0x0000000000000400ULL,
29a0e4e9
TM		 2082 /* ISA 2.06B floating point test instructions */
2083 PPC2_FP_TST_ISA206 = 0x0000000000000800ULL,
94840e07
TM		 2084 /* ISA 2.07 bctar instruction */
2085 PPC2_BCTAR_ISA207 = 0x0000000000001000ULL,
38a85337
TM		 2086 /* ISA 2.07 load/store quadword */
2087 PPC2_LSQ_ISA207 = 0x0000000000002000ULL,
32ea54ab
TM		 2088 /* ISA 2.07 Altivec */
2089 PPC2_ALTIVEC_207 = 0x0000000000004000ULL,
df99d30d
AK		 2090 /* PowerISA 2.07 Book3s specification */
2091 PPC2_ISA207S = 0x0000000000008000ULL,
4171853c
PM		 2092 /* Double precision floating point conversion for signed integer 64 */
2093 PPC2_FP_CVT_S64 = 0x0000000000010000ULL,
f90468b6
TM		 2094 /* Transactional Memory (ISA 2.07, Book II) */
2095 PPC2_TM = 0x0000000000020000ULL,
7778a575
BH		 2096 /* Server PM instructgions (ISA 2.06, Book III) */
2097 PPC2_PM_ISA206 = 0x0000000000040000ULL,
02d4eae4 2098
74f23997 2099#define PPC_TCG_INSNS2 (PPC2_BOOKE206 | PPC2_VSX | PPC2_PRCNTL | PPC2_DBRX | \
a824bc19 2100 PPC2_ISA205 | PPC2_VSX207 | PPC2_PERM_ISA206 | \
1b0bd002 2101 PPC2_DIVE_ISA206 | PPC2_ATOMIC_ISA206 | \
94840e07 2102 PPC2_FP_CVT_ISA206 | PPC2_FP_TST_ISA206 | \
32ea54ab 2103 PPC2_BCTAR_ISA207 | PPC2_LSQ_ISA207 | \
4171853c 2104 PPC2_ALTIVEC_207 | PPC2_ISA207S | PPC2_DFP | \
7778a575 2105 PPC2_FP_CVT_S64 | PPC2_TM | PPC2_PM_ISA206)
c29b735c
NF		 2106};
2107
76a66253 2108/*****************************************************************************/
9a64fbe4
FB		 2109/* Memory access type :
2110 * may be needed for precise access rights control and precise exceptions.
2111 */
79aceca5 2112enum {
9a64fbe4
FB		 2113 /* 1 bit to define user level / supervisor access */
2114 ACCESS_USER = 0x00,
2115 ACCESS_SUPER = 0x01,
2116 /* Type of instruction that generated the access */
2117 ACCESS_CODE = 0x10, /* Code fetch access */
2118 ACCESS_INT = 0x20, /* Integer load/store access */
2119 ACCESS_FLOAT = 0x30, /* floating point load/store access */
2120 ACCESS_RES = 0x40, /* load/store with reservation */
2121 ACCESS_EXT = 0x50, /* external access */
2122 ACCESS_CACHE = 0x60, /* Cache manipulation */
2123};
2124
47103572
JM		 2125/* Hardware interruption sources:
2126 * all those exception can be raised simulteaneously
2127 */
e9df014c
JM		 2128/* Input pins definitions */
2129enum {
2130 /* 6xx bus input pins */
24be5ae3
JM		 2131 PPC6xx_INPUT_HRESET = 0,
2132 PPC6xx_INPUT_SRESET = 1,
2133 PPC6xx_INPUT_CKSTP_IN = 2,
2134 PPC6xx_INPUT_MCP = 3,
2135 PPC6xx_INPUT_SMI = 4,
2136 PPC6xx_INPUT_INT = 5,
d68f1306
JM		 2137 PPC6xx_INPUT_TBEN = 6,
2138 PPC6xx_INPUT_WAKEUP = 7,
2139 PPC6xx_INPUT_NB,
24be5ae3
JM		 2140};
2141
2142enum {
e9df014c 2143 /* Embedded PowerPC input pins */
24be5ae3
JM		 2144 PPCBookE_INPUT_HRESET = 0,
2145 PPCBookE_INPUT_SRESET = 1,
2146 PPCBookE_INPUT_CKSTP_IN = 2,
2147 PPCBookE_INPUT_MCP = 3,
2148 PPCBookE_INPUT_SMI = 4,
2149 PPCBookE_INPUT_INT = 5,
2150 PPCBookE_INPUT_CINT = 6,
d68f1306 2151 PPCBookE_INPUT_NB,
24be5ae3
JM		 2152};
2153
9fdc60bf
AJ		 2154enum {
2155 /* PowerPC E500 input pins */
2156 PPCE500_INPUT_RESET_CORE = 0,
2157 PPCE500_INPUT_MCK = 1,
2158 PPCE500_INPUT_CINT = 3,
2159 PPCE500_INPUT_INT = 4,
2160 PPCE500_INPUT_DEBUG = 6,
2161 PPCE500_INPUT_NB,
2162};
2163
a750fc0b 2164enum {
4e290a0b
JM		 2165 /* PowerPC 40x input pins */
2166 PPC40x_INPUT_RESET_CORE = 0,
2167 PPC40x_INPUT_RESET_CHIP = 1,
2168 PPC40x_INPUT_RESET_SYS = 2,
2169 PPC40x_INPUT_CINT = 3,
2170 PPC40x_INPUT_INT = 4,
2171 PPC40x_INPUT_HALT = 5,
2172 PPC40x_INPUT_DEBUG = 6,
2173 PPC40x_INPUT_NB,
e9df014c
JM		 2174};
2175
b4095fed
JM		 2176enum {
2177 /* RCPU input pins */
2178 PPCRCPU_INPUT_PORESET = 0,
2179 PPCRCPU_INPUT_HRESET = 1,
2180 PPCRCPU_INPUT_SRESET = 2,
2181 PPCRCPU_INPUT_IRQ0 = 3,
2182 PPCRCPU_INPUT_IRQ1 = 4,
2183 PPCRCPU_INPUT_IRQ2 = 5,
2184 PPCRCPU_INPUT_IRQ3 = 6,
2185 PPCRCPU_INPUT_IRQ4 = 7,
2186 PPCRCPU_INPUT_IRQ5 = 8,
2187 PPCRCPU_INPUT_IRQ6 = 9,
2188 PPCRCPU_INPUT_IRQ7 = 10,
2189 PPCRCPU_INPUT_NB,
2190};
2191
00af685f 2192#if defined(TARGET_PPC64)
d0dfae6e
JM		 2193enum {
2194 /* PowerPC 970 input pins */
2195 PPC970_INPUT_HRESET = 0,
2196 PPC970_INPUT_SRESET = 1,
2197 PPC970_INPUT_CKSTP = 2,
2198 PPC970_INPUT_TBEN = 3,
2199 PPC970_INPUT_MCP = 4,
2200 PPC970_INPUT_INT = 5,
2201 PPC970_INPUT_THINT = 6,
7b62a955 2202 PPC970_INPUT_NB,
9d52e907
DG		 2203};
2204
2205enum {
2206 /* POWER7 input pins */
2207 POWER7_INPUT_INT = 0,
2208 /* POWER7 probably has other inputs, but we don't care about them
2209 * for any existing machine. We can wire these up when we need
2210 * them */
2211 POWER7_INPUT_NB,
d0dfae6e 2212};
00af685f 2213#endif
d0dfae6e 2214
e9df014c 2215/* Hardware exceptions definitions */
47103572 2216enum {
e9df014c 2217 /* External hardware exception sources */
e1833e1f 2218 PPC_INTERRUPT_RESET = 0, /* Reset exception */
d68f1306
JM		 2219 PPC_INTERRUPT_WAKEUP, /* Wakeup exception */
2220 PPC_INTERRUPT_MCK, /* Machine check exception */
2221 PPC_INTERRUPT_EXT, /* External interrupt */
2222 PPC_INTERRUPT_SMI, /* System management interrupt */
2223 PPC_INTERRUPT_CEXT, /* Critical external interrupt */
2224 PPC_INTERRUPT_DEBUG, /* External debug exception */
2225 PPC_INTERRUPT_THERM, /* Thermal exception */
e9df014c 2226 /* Internal hardware exception sources */
d68f1306
JM		 2227 PPC_INTERRUPT_DECR, /* Decrementer exception */
2228 PPC_INTERRUPT_HDECR, /* Hypervisor decrementer exception */
2229 PPC_INTERRUPT_PIT, /* Programmable inteval timer interrupt */
2230 PPC_INTERRUPT_FIT, /* Fixed interval timer interrupt */
2231 PPC_INTERRUPT_WDT, /* Watchdog timer interrupt */
2232 PPC_INTERRUPT_CDOORBELL, /* Critical doorbell interrupt */
2233 PPC_INTERRUPT_DOORBELL, /* Doorbell interrupt */
2234 PPC_INTERRUPT_PERFM, /* Performance monitor interrupt */
f03a1af5
BH		 2235 PPC_INTERRUPT_HMI, /* Hypervisor Maintainance interrupt */
2236 PPC_INTERRUPT_HDOORBELL, /* Hypervisor Doorbell interrupt */
47103572
JM		 2237};
2238
6d9412ea
AK		 2239/* Processor Compatibility mask (PCR) */
2240enum {
2241 PCR_COMPAT_2_05 = 1ull << (63-62),
2242 PCR_COMPAT_2_06 = 1ull << (63-61),
8cd2ce7a 2243 PCR_COMPAT_2_07 = 1ull << (63-60),
6d9412ea
AK		 2244 PCR_VEC_DIS = 1ull << (63-0), /* Vec. disable (bit NA since POWER8) */
2245 PCR_VSX_DIS = 1ull << (63-1), /* VSX disable (bit NA since POWER8) */
2246 PCR_TM_DIS = 1ull << (63-2), /* Trans. memory disable (POWER8) */
2247};
2248
1488270e
BH		 2249/* HMER/HMEER */
2250enum {
2251 HMER_MALFUNCTION_ALERT = 1ull << (63 - 0),
2252 HMER_PROC_RECV_DONE = 1ull << (63 - 2),
2253 HMER_PROC_RECV_ERROR_MASKED = 1ull << (63 - 3),
2254 HMER_TFAC_ERROR = 1ull << (63 - 4),
2255 HMER_TFMR_PARITY_ERROR = 1ull << (63 - 5),
2256 HMER_XSCOM_FAIL = 1ull << (63 - 8),
2257 HMER_XSCOM_DONE = 1ull << (63 - 9),
2258 HMER_PROC_RECV_AGAIN = 1ull << (63 - 11),
2259 HMER_WARN_RISE = 1ull << (63 - 14),
2260 HMER_WARN_FALL = 1ull << (63 - 15),
2261 HMER_SCOM_FIR_HMI = 1ull << (63 - 16),
2262 HMER_TRIG_FIR_HMI = 1ull << (63 - 17),
2263 HMER_HYP_RESOURCE_ERR = 1ull << (63 - 20),
2264 HMER_XSCOM_STATUS_MASK = 7ull << (63 - 23),
2265 HMER_XSCOM_STATUS_LSH = (63 - 23),
2266};
2267
5c94b2a5
CLG		 2268/* Alternate Interrupt Location (AIL) */
2269enum {
2270 AIL_NONE = 0,
2271 AIL_RESERVED = 1,
2272 AIL_0001_8000 = 2,
2273 AIL_C000_0000_0000_4000 = 3,
2274};
2275
9a64fbe4
FB		 2276/*****************************************************************************/
2277
da91a00f
RH		 2278static inline target_ulong cpu_read_xer(CPUPPCState *env)
2279{
2280 return env->xer | (env->so << XER_SO) | (env->ov << XER_OV) | (env->ca << XER_CA);
2281}
2282
2283static inline void cpu_write_xer(CPUPPCState *env, target_ulong xer)
2284{
2285 env->so = (xer >> XER_SO) & 1;
2286 env->ov = (xer >> XER_OV) & 1;
2287 env->ca = (xer >> XER_CA) & 1;
2288 env->xer = xer & ~((1u << XER_SO) | (1u << XER_OV) | (1u << XER_CA));
2289}
2290
1328c2bf 2291static inline void cpu_get_tb_cpu_state(CPUPPCState *env, target_ulong *pc,
89fee74a 2292 target_ulong *cs_base, uint32_t *flags)
6b917547
AL		 2293{
2294 *pc = env->nip;
2295 *cs_base = 0;
2296 *flags = env->hflags;
2297}
2298
01662f3e 2299#if !defined(CONFIG_USER_ONLY)
1328c2bf 2300static inline int booke206_tlbm_id(CPUPPCState *env, ppcmas_tlb_t *tlbm)
01662f3e 2301{
d1e256fe 2302 uintptr_t tlbml = (uintptr_t)tlbm;
1c53accc 2303 uintptr_t tlbl = (uintptr_t)env->tlb.tlbm;
01662f3e 2304
1c53accc 2305 return (tlbml - tlbl) / sizeof(env->tlb.tlbm[0]);
01662f3e
AG		 2306}
2307
1328c2bf 2308static inline int booke206_tlb_size(CPUPPCState *env, int tlbn)
01662f3e
AG		 2309{
2310 uint32_t tlbncfg = env->spr[SPR_BOOKE_TLB0CFG + tlbn];
2311 int r = tlbncfg & TLBnCFG_N_ENTRY;
2312 return r;
2313}
2314
1328c2bf 2315static inline int booke206_tlb_ways(CPUPPCState *env, int tlbn)
01662f3e
AG		 2316{
2317 uint32_t tlbncfg = env->spr[SPR_BOOKE_TLB0CFG + tlbn];
2318 int r = tlbncfg >> TLBnCFG_ASSOC_SHIFT;
2319 return r;
2320}
2321
1328c2bf 2322static inline int booke206_tlbm_to_tlbn(CPUPPCState *env, ppcmas_tlb_t *tlbm)
01662f3e 2323{
d1e256fe 2324 int id = booke206_tlbm_id(env, tlbm);
01662f3e
AG		 2325 int end = 0;
2326 int i;
2327
2328 for (i = 0; i < BOOKE206_MAX_TLBN; i++) {
2329 end += booke206_tlb_size(env, i);
2330 if (id < end) {
2331 return i;
2332 }
2333 }
2334
a47dddd7 2335 cpu_abort(CPU(ppc_env_get_cpu(env)), "Unknown TLBe: %d\n", id);
01662f3e
AG		 2336 return 0;
2337}
2338
1328c2bf 2339static inline int booke206_tlbm_to_way(CPUPPCState *env, ppcmas_tlb_t *tlb)
01662f3e 2340{
d1e256fe
AG		 2341 int tlbn = booke206_tlbm_to_tlbn(env, tlb);
2342 int tlbid = booke206_tlbm_id(env, tlb);
01662f3e
AG		 2343 return tlbid & (booke206_tlb_ways(env, tlbn) - 1);
2344}
2345
1328c2bf 2346static inline ppcmas_tlb_t *booke206_get_tlbm(CPUPPCState *env, const int tlbn,
01662f3e
AG		 2347 target_ulong ea, int way)
2348{
2349 int r;
2350 uint32_t ways = booke206_tlb_ways(env, tlbn);
786a4ea8
SH		 2351 int ways_bits = ctz32(ways);
2352 int tlb_bits = ctz32(booke206_tlb_size(env, tlbn));
01662f3e
AG		 2353 int i;
2354
2355 way &= ways - 1;
2356 ea >>= MAS2_EPN_SHIFT;
2357 ea &= (1 << (tlb_bits - ways_bits)) - 1;
2358 r = (ea << ways_bits) | way;
2359
3f162d11
AG		 2360 if (r >= booke206_tlb_size(env, tlbn)) {
2361 return NULL;
2362 }
2363
01662f3e
AG		 2364 /* bump up to tlbn index */
2365 for (i = 0; i < tlbn; i++) {
2366 r += booke206_tlb_size(env, i);
2367 }
2368
1c53accc 2369 return &env->tlb.tlbm[r];
01662f3e
AG		 2370}
2371
a1ef618a 2372/* returns bitmap of supported page sizes for a given TLB */
1328c2bf 2373static inline uint32_t booke206_tlbnps(CPUPPCState *env, const int tlbn)
a1ef618a
AG		 2374{
2375 bool mav2 = false;
2376 uint32_t ret = 0;
2377
2378 if (mav2) {
2379 ret = env->spr[SPR_BOOKE_TLB0PS + tlbn];
2380 } else {
2381 uint32_t tlbncfg = env->spr[SPR_BOOKE_TLB0CFG + tlbn];
2382 uint32_t min = (tlbncfg & TLBnCFG_MINSIZE) >> TLBnCFG_MINSIZE_SHIFT;
2383 uint32_t max = (tlbncfg & TLBnCFG_MAXSIZE) >> TLBnCFG_MAXSIZE_SHIFT;
2384 int i;
2385 for (i = min; i <= max; i++) {
2386 ret |= (1 << (i << 1));
2387 }
2388 }
2389
2390 return ret;
2391}
2392
01662f3e
AG		 2393#endif
2394
e42a61f1
AG		 2395static inline bool msr_is_64bit(CPUPPCState *env, target_ulong msr)
2396{
2397 if (env->mmu_model == POWERPC_MMU_BOOKE206) {
2398 return msr & (1ULL << MSR_CM);
2399 }
2400
2401 return msr & (1ULL << MSR_SF);
2402}
2403
afbee712
TH		 2404/**
2405 * Check whether register rx is in the range between start and
2406 * start + nregs (as needed by the LSWX and LSWI instructions)
2407 */
2408static inline bool lsw_reg_in_range(int start, int nregs, int rx)
2409{
2410 return (start + nregs <= 32 && rx >= start && rx < start + nregs) ||
2411 (start + nregs > 32 && (rx >= start || rx < start + nregs - 32));
2412}
2413
1b14670a 2414extern void (*cpu_ppc_hypercall)(PowerPCCPU *);
d569956e 2415
1328c2bf 2416void dump_mmu(FILE *f, fprintf_function cpu_fprintf, CPUPPCState *env);
bebabbc7 2417
0ce470cd
AK		 2418/**
2419 * ppc_get_vcpu_dt_id:
2420 * @cs: a PowerPCCPU struct.
2421 *
2422 * Returns a device-tree ID for a CPU.
2423 */
2424int ppc_get_vcpu_dt_id(PowerPCCPU *cpu);
2425
2426/**
2427 * ppc_get_vcpu_by_dt_id:
2428 * @cpu_dt_id: a device tree id
2429 *
2430 * Searches for a CPU by @cpu_dt_id.
2431 *
2432 * Returns: a PowerPCCPU struct
2433 */
2434PowerPCCPU *ppc_get_vcpu_by_dt_id(int cpu_dt_id);
2435
376dbce0 2436void ppc_maybe_bswap_register(CPUPPCState *env, uint8_t *mem_buf, int len);
07f5a258 2437#endif /* PPC_CPU_H */
QEMU mirror