]>
Commit | Line | Data |
---|---|---|
6cb14e4d WX |
1 | /* |
2 | * Tiny Code Generator for QEMU | |
3 | * | |
4 | * Copyright (c) 2021 WANG Xuerui <git@xen0n.name> | |
5 | * | |
6 | * Based on tcg/riscv/tcg-target.h | |
7 | * | |
8 | * Copyright (c) 2018 SiFive, Inc | |
9 | * | |
10 | * Permission is hereby granted, free of charge, to any person obtaining a copy | |
11 | * of this software and associated documentation files (the "Software"), to deal | |
12 | * in the Software without restriction, including without limitation the rights | |
13 | * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell | |
14 | * copies of the Software, and to permit persons to whom the Software is | |
15 | * furnished to do so, subject to the following conditions: | |
16 | * | |
17 | * The above copyright notice and this permission notice shall be included in | |
18 | * all copies or substantial portions of the Software. | |
19 | * | |
20 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
21 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
22 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
23 | * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER | |
24 | * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, | |
25 | * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN | |
26 | * THE SOFTWARE. | |
27 | */ | |
28 | ||
29 | #ifndef LOONGARCH_TCG_TARGET_H | |
30 | #define LOONGARCH_TCG_TARGET_H | |
31 | ||
32 | /* | |
33 | * Loongson removed the (incomplete) 32-bit support from kernel and toolchain | |
34 | * for the initial upstreaming of this architecture, so don't bother and just | |
35 | * support the LP64* ABI for now. | |
36 | */ | |
37 | #if defined(__loongarch64) | |
38 | # define TCG_TARGET_REG_BITS 64 | |
39 | #else | |
40 | # error unsupported LoongArch register size | |
41 | #endif | |
42 | ||
43 | #define TCG_TARGET_INSN_UNIT_SIZE 4 | |
44 | #define TCG_TARGET_NB_REGS 32 | |
709bcd7d RH |
45 | |
46 | #define MAX_CODE_GEN_BUFFER_SIZE ((size_t)-1) | |
6cb14e4d WX |
47 | |
48 | typedef enum { | |
49 | TCG_REG_ZERO, | |
50 | TCG_REG_RA, | |
51 | TCG_REG_TP, | |
52 | TCG_REG_SP, | |
53 | TCG_REG_A0, | |
54 | TCG_REG_A1, | |
55 | TCG_REG_A2, | |
56 | TCG_REG_A3, | |
57 | TCG_REG_A4, | |
58 | TCG_REG_A5, | |
59 | TCG_REG_A6, | |
60 | TCG_REG_A7, | |
61 | TCG_REG_T0, | |
62 | TCG_REG_T1, | |
63 | TCG_REG_T2, | |
64 | TCG_REG_T3, | |
65 | TCG_REG_T4, | |
66 | TCG_REG_T5, | |
67 | TCG_REG_T6, | |
68 | TCG_REG_T7, | |
69 | TCG_REG_T8, | |
70 | TCG_REG_RESERVED, | |
71 | TCG_REG_S9, | |
72 | TCG_REG_S0, | |
73 | TCG_REG_S1, | |
74 | TCG_REG_S2, | |
75 | TCG_REG_S3, | |
76 | TCG_REG_S4, | |
77 | TCG_REG_S5, | |
78 | TCG_REG_S6, | |
79 | TCG_REG_S7, | |
80 | TCG_REG_S8, | |
81 | ||
82 | /* aliases */ | |
83 | TCG_AREG0 = TCG_REG_S0, | |
84 | TCG_REG_TMP0 = TCG_REG_T8, | |
85 | TCG_REG_TMP1 = TCG_REG_T7, | |
86 | TCG_REG_TMP2 = TCG_REG_T6, | |
87 | } TCGReg; | |
88 | ||
89 | /* used for function call generation */ | |
90 | #define TCG_REG_CALL_STACK TCG_REG_SP | |
91 | #define TCG_TARGET_STACK_ALIGN 16 | |
6cb14e4d | 92 | #define TCG_TARGET_CALL_STACK_OFFSET 0 |
eb8b0224 | 93 | #define TCG_TARGET_CALL_ARG_I32 TCG_CALL_ARG_NORMAL |
c8eef960 | 94 | #define TCG_TARGET_CALL_ARG_I64 TCG_CALL_ARG_NORMAL |
5427a9a7 RH |
95 | #define TCG_TARGET_CALL_ARG_I128 TCG_CALL_ARG_NORMAL |
96 | #define TCG_TARGET_CALL_RET_I128 TCG_CALL_RET_NORMAL | |
6cb14e4d WX |
97 | |
98 | /* optional instructions */ | |
7bc76a4c | 99 | #define TCG_TARGET_HAS_movcond_i32 1 |
ff13c196 WX |
100 | #define TCG_TARGET_HAS_div_i32 1 |
101 | #define TCG_TARGET_HAS_rem_i32 1 | |
6cb14e4d | 102 | #define TCG_TARGET_HAS_div2_i32 0 |
a164010b | 103 | #define TCG_TARGET_HAS_rot_i32 1 |
7257809f WX |
104 | #define TCG_TARGET_HAS_deposit_i32 1 |
105 | #define TCG_TARGET_HAS_extract_i32 1 | |
6cb14e4d WX |
106 | #define TCG_TARGET_HAS_sextract_i32 0 |
107 | #define TCG_TARGET_HAS_extract2_i32 0 | |
108 | #define TCG_TARGET_HAS_add2_i32 0 | |
109 | #define TCG_TARGET_HAS_sub2_i32 0 | |
110 | #define TCG_TARGET_HAS_mulu2_i32 0 | |
111 | #define TCG_TARGET_HAS_muls2_i32 0 | |
ff13c196 WX |
112 | #define TCG_TARGET_HAS_muluh_i32 1 |
113 | #define TCG_TARGET_HAS_mulsh_i32 1 | |
6be08fcf WX |
114 | #define TCG_TARGET_HAS_ext8s_i32 1 |
115 | #define TCG_TARGET_HAS_ext16s_i32 1 | |
116 | #define TCG_TARGET_HAS_ext8u_i32 1 | |
117 | #define TCG_TARGET_HAS_ext16u_i32 1 | |
4ab2aff0 WX |
118 | #define TCG_TARGET_HAS_bswap16_i32 1 |
119 | #define TCG_TARGET_HAS_bswap32_i32 1 | |
97b2fafb | 120 | #define TCG_TARGET_HAS_not_i32 1 |
6cb14e4d | 121 | #define TCG_TARGET_HAS_neg_i32 0 |
97b2fafb WX |
122 | #define TCG_TARGET_HAS_andc_i32 1 |
123 | #define TCG_TARGET_HAS_orc_i32 1 | |
6cb14e4d WX |
124 | #define TCG_TARGET_HAS_eqv_i32 0 |
125 | #define TCG_TARGET_HAS_nand_i32 0 | |
97b2fafb | 126 | #define TCG_TARGET_HAS_nor_i32 1 |
fde69301 WX |
127 | #define TCG_TARGET_HAS_clz_i32 1 |
128 | #define TCG_TARGET_HAS_ctz_i32 1 | |
6cb14e4d | 129 | #define TCG_TARGET_HAS_ctpop_i32 0 |
6cb14e4d WX |
130 | #define TCG_TARGET_HAS_brcond2 0 |
131 | #define TCG_TARGET_HAS_setcond2 0 | |
132 | #define TCG_TARGET_HAS_qemu_st8_i32 0 | |
133 | ||
134 | /* 64-bit operations */ | |
7bc76a4c | 135 | #define TCG_TARGET_HAS_movcond_i64 1 |
ff13c196 WX |
136 | #define TCG_TARGET_HAS_div_i64 1 |
137 | #define TCG_TARGET_HAS_rem_i64 1 | |
6cb14e4d | 138 | #define TCG_TARGET_HAS_div2_i64 0 |
a164010b | 139 | #define TCG_TARGET_HAS_rot_i64 1 |
7257809f WX |
140 | #define TCG_TARGET_HAS_deposit_i64 1 |
141 | #define TCG_TARGET_HAS_extract_i64 1 | |
6cb14e4d WX |
142 | #define TCG_TARGET_HAS_sextract_i64 0 |
143 | #define TCG_TARGET_HAS_extract2_i64 0 | |
6be08fcf WX |
144 | #define TCG_TARGET_HAS_extrl_i64_i32 1 |
145 | #define TCG_TARGET_HAS_extrh_i64_i32 1 | |
146 | #define TCG_TARGET_HAS_ext8s_i64 1 | |
147 | #define TCG_TARGET_HAS_ext16s_i64 1 | |
148 | #define TCG_TARGET_HAS_ext32s_i64 1 | |
149 | #define TCG_TARGET_HAS_ext8u_i64 1 | |
150 | #define TCG_TARGET_HAS_ext16u_i64 1 | |
151 | #define TCG_TARGET_HAS_ext32u_i64 1 | |
4ab2aff0 WX |
152 | #define TCG_TARGET_HAS_bswap16_i64 1 |
153 | #define TCG_TARGET_HAS_bswap32_i64 1 | |
154 | #define TCG_TARGET_HAS_bswap64_i64 1 | |
97b2fafb | 155 | #define TCG_TARGET_HAS_not_i64 1 |
6cb14e4d | 156 | #define TCG_TARGET_HAS_neg_i64 0 |
97b2fafb WX |
157 | #define TCG_TARGET_HAS_andc_i64 1 |
158 | #define TCG_TARGET_HAS_orc_i64 1 | |
6cb14e4d WX |
159 | #define TCG_TARGET_HAS_eqv_i64 0 |
160 | #define TCG_TARGET_HAS_nand_i64 0 | |
97b2fafb | 161 | #define TCG_TARGET_HAS_nor_i64 1 |
fde69301 WX |
162 | #define TCG_TARGET_HAS_clz_i64 1 |
163 | #define TCG_TARGET_HAS_ctz_i64 1 | |
6cb14e4d WX |
164 | #define TCG_TARGET_HAS_ctpop_i64 0 |
165 | #define TCG_TARGET_HAS_add2_i64 0 | |
166 | #define TCG_TARGET_HAS_sub2_i64 0 | |
167 | #define TCG_TARGET_HAS_mulu2_i64 0 | |
168 | #define TCG_TARGET_HAS_muls2_i64 0 | |
ff13c196 WX |
169 | #define TCG_TARGET_HAS_muluh_i64 1 |
170 | #define TCG_TARGET_HAS_mulsh_i64 1 | |
6cb14e4d | 171 | |
6cb14e4d WX |
172 | #define TCG_TARGET_DEFAULT_MO (0) |
173 | ||
6cb14e4d | 174 | #define TCG_TARGET_NEED_LDST_LABELS |
6cb14e4d WX |
175 | |
176 | #define TCG_TARGET_HAS_MEMORY_BSWAP 0 | |
177 | ||
178 | #endif /* LOONGARCH_TCG_TARGET_H */ |