]> git.proxmox.com Git - mirror_qemu.git/blame - tcg/optimize.c
tcg: Canonicalize subi to addi during opcode generation
[mirror_qemu.git] / tcg / optimize.c
CommitLineData
8f2e8c07
KB
1/*
2 * Optimizations for Tiny Code Generator for QEMU
3 *
4 * Copyright (c) 2010 Samsung Electronics.
5 * Contributed by Kirill Batuzov <batuzovk@ispras.ru>
6 *
7 * Permission is hereby granted, free of charge, to any person obtaining a copy
8 * of this software and associated documentation files (the "Software"), to deal
9 * in the Software without restriction, including without limitation the rights
10 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
11 * copies of the Software, and to permit persons to whom the Software is
12 * furnished to do so, subject to the following conditions:
13 *
14 * The above copyright notice and this permission notice shall be included in
15 * all copies or substantial portions of the Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
22 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
23 * THE SOFTWARE.
24 */
25
757e725b 26#include "qemu/osdep.h"
9531c078 27#include "qemu/int128.h"
ab84dc39 28#include "qemu/interval-tree.h"
ad3d0e4d 29#include "tcg/tcg-op-common.h"
90163900 30#include "tcg-internal.h"
8f2e8c07 31
8f2e8c07
KB
32#define CASE_OP_32_64(x) \
33 glue(glue(case INDEX_op_, x), _i32): \
34 glue(glue(case INDEX_op_, x), _i64)
8f2e8c07 35
170ba88f
RH
36#define CASE_OP_32_64_VEC(x) \
37 glue(glue(case INDEX_op_, x), _i32): \
38 glue(glue(case INDEX_op_, x), _i64): \
39 glue(glue(case INDEX_op_, x), _vec)
40
ab84dc39
RH
41typedef struct MemCopyInfo {
42 IntervalTreeNode itree;
43 QSIMPLEQ_ENTRY (MemCopyInfo) next;
44 TCGTemp *ts;
45 TCGType type;
46} MemCopyInfo;
47
6fcb98ed 48typedef struct TempOptInfo {
b41059dd 49 bool is_const;
6349039d
RH
50 TCGTemp *prev_copy;
51 TCGTemp *next_copy;
ab84dc39 52 QSIMPLEQ_HEAD(, MemCopyInfo) mem_copy;
54795544 53 uint64_t val;
b1fde411 54 uint64_t z_mask; /* mask bit is 0 if and only if value bit is 0 */
57fe5c6d 55 uint64_t s_mask; /* a left-aligned mask of clrsb(value) bits. */
6fcb98ed 56} TempOptInfo;
22613af4 57
3b3f847d 58typedef struct OptContext {
dc84988a 59 TCGContext *tcg;
d0ed5151 60 TCGOp *prev_mb;
3b3f847d 61 TCGTempSet temps_used;
137f1f44 62
ab84dc39
RH
63 IntervalTreeRoot mem_copy;
64 QSIMPLEQ_HEAD(, MemCopyInfo) mem_free;
65
137f1f44 66 /* In flight values from optimization. */
fae450ba
RH
67 uint64_t a_mask; /* mask bit is 0 iff value identical to first input */
68 uint64_t z_mask; /* mask bit is 0 iff value bit is 0 */
57fe5c6d 69 uint64_t s_mask; /* mask of clrsb(value) bits */
67f84c96 70 TCGType type;
3b3f847d
RH
71} OptContext;
72
57fe5c6d
RH
73/* Calculate the smask for a specific value. */
74static uint64_t smask_from_value(uint64_t value)
75{
76 int rep = clrsb64(value);
77 return ~(~0ull >> rep);
78}
79
80/*
81 * Calculate the smask for a given set of known-zeros.
82 * If there are lots of zeros on the left, we can consider the remainder
83 * an unsigned field, and thus the corresponding signed field is one bit
84 * larger.
85 */
86static uint64_t smask_from_zmask(uint64_t zmask)
87{
88 /*
89 * Only the 0 bits are significant for zmask, thus the msb itself
90 * must be zero, else we have no sign information.
91 */
92 int rep = clz64(zmask);
93 if (rep == 0) {
94 return 0;
95 }
96 rep -= 1;
97 return ~(~0ull >> rep);
98}
99
93a967fb
RH
100/*
101 * Recreate a properly left-aligned smask after manipulation.
102 * Some bit-shuffling, particularly shifts and rotates, may
103 * retain sign bits on the left, but may scatter disconnected
104 * sign bits on the right. Retain only what remains to the left.
105 */
106static uint64_t smask_from_smask(int64_t smask)
107{
108 /* Only the 1 bits are significant for smask */
109 return smask_from_zmask(~smask);
110}
111
6fcb98ed 112static inline TempOptInfo *ts_info(TCGTemp *ts)
d9c769c6 113{
6349039d 114 return ts->state_ptr;
d9c769c6
AJ
115}
116
6fcb98ed 117static inline TempOptInfo *arg_info(TCGArg arg)
d9c769c6 118{
6349039d
RH
119 return ts_info(arg_temp(arg));
120}
121
122static inline bool ts_is_const(TCGTemp *ts)
123{
124 return ts_info(ts)->is_const;
125}
126
127static inline bool arg_is_const(TCGArg arg)
128{
129 return ts_is_const(arg_temp(arg));
130}
131
132static inline bool ts_is_copy(TCGTemp *ts)
133{
134 return ts_info(ts)->next_copy != ts;
d9c769c6
AJ
135}
136
9f75e528
RH
137static TCGTemp *cmp_better_copy(TCGTemp *a, TCGTemp *b)
138{
139 return a->kind < b->kind ? b : a;
140}
141
1208d7dd 142/* Initialize and activate a temporary. */
3b3f847d 143static void init_ts_info(OptContext *ctx, TCGTemp *ts)
1208d7dd 144{
6349039d 145 size_t idx = temp_idx(ts);
8f17a975 146 TempOptInfo *ti;
6349039d 147
3b3f847d 148 if (test_bit(idx, ctx->temps_used.l)) {
8f17a975
RH
149 return;
150 }
3b3f847d 151 set_bit(idx, ctx->temps_used.l);
8f17a975
RH
152
153 ti = ts->state_ptr;
154 if (ti == NULL) {
155 ti = tcg_malloc(sizeof(TempOptInfo));
6349039d 156 ts->state_ptr = ti;
8f17a975
RH
157 }
158
159 ti->next_copy = ts;
160 ti->prev_copy = ts;
ab84dc39 161 QSIMPLEQ_INIT(&ti->mem_copy);
8f17a975
RH
162 if (ts->kind == TEMP_CONST) {
163 ti->is_const = true;
164 ti->val = ts->val;
b1fde411 165 ti->z_mask = ts->val;
57fe5c6d 166 ti->s_mask = smask_from_value(ts->val);
8f17a975
RH
167 } else {
168 ti->is_const = false;
b1fde411 169 ti->z_mask = -1;
57fe5c6d 170 ti->s_mask = 0;
1208d7dd
AJ
171 }
172}
173
ab84dc39
RH
174static MemCopyInfo *mem_copy_first(OptContext *ctx, intptr_t s, intptr_t l)
175{
176 IntervalTreeNode *r = interval_tree_iter_first(&ctx->mem_copy, s, l);
177 return r ? container_of(r, MemCopyInfo, itree) : NULL;
178}
179
180static MemCopyInfo *mem_copy_next(MemCopyInfo *mem, intptr_t s, intptr_t l)
181{
182 IntervalTreeNode *r = interval_tree_iter_next(&mem->itree, s, l);
183 return r ? container_of(r, MemCopyInfo, itree) : NULL;
184}
185
186static void remove_mem_copy(OptContext *ctx, MemCopyInfo *mc)
187{
188 TCGTemp *ts = mc->ts;
189 TempOptInfo *ti = ts_info(ts);
190
191 interval_tree_remove(&mc->itree, &ctx->mem_copy);
192 QSIMPLEQ_REMOVE(&ti->mem_copy, mc, MemCopyInfo, next);
193 QSIMPLEQ_INSERT_TAIL(&ctx->mem_free, mc, next);
194}
195
196static void remove_mem_copy_in(OptContext *ctx, intptr_t s, intptr_t l)
197{
198 while (true) {
199 MemCopyInfo *mc = mem_copy_first(ctx, s, l);
200 if (!mc) {
201 break;
202 }
203 remove_mem_copy(ctx, mc);
204 }
205}
206
207static void remove_mem_copy_all(OptContext *ctx)
208{
209 remove_mem_copy_in(ctx, 0, -1);
210 tcg_debug_assert(interval_tree_is_empty(&ctx->mem_copy));
211}
212
9f75e528 213static TCGTemp *find_better_copy(TCGTemp *ts)
e590d4e6 214{
9f75e528 215 TCGTemp *i, *ret;
e590d4e6 216
4c868ce6
RH
217 /* If this is already readonly, we can't do better. */
218 if (temp_readonly(ts)) {
6349039d 219 return ts;
e590d4e6
AJ
220 }
221
9f75e528 222 ret = ts;
6349039d 223 for (i = ts_info(ts)->next_copy; i != ts; i = ts_info(i)->next_copy) {
9f75e528 224 ret = cmp_better_copy(ret, i);
e590d4e6 225 }
9f75e528 226 return ret;
e590d4e6
AJ
227}
228
ab84dc39
RH
229static void move_mem_copies(TCGTemp *dst_ts, TCGTemp *src_ts)
230{
231 TempOptInfo *si = ts_info(src_ts);
232 TempOptInfo *di = ts_info(dst_ts);
233 MemCopyInfo *mc;
234
235 QSIMPLEQ_FOREACH(mc, &si->mem_copy, next) {
236 tcg_debug_assert(mc->ts == src_ts);
237 mc->ts = dst_ts;
238 }
239 QSIMPLEQ_CONCAT(&di->mem_copy, &si->mem_copy);
240}
241
242/* Reset TEMP's state, possibly removing the temp for the list of copies. */
243static void reset_ts(OptContext *ctx, TCGTemp *ts)
244{
245 TempOptInfo *ti = ts_info(ts);
246 TCGTemp *pts = ti->prev_copy;
247 TCGTemp *nts = ti->next_copy;
248 TempOptInfo *pi = ts_info(pts);
249 TempOptInfo *ni = ts_info(nts);
250
251 ni->prev_copy = ti->prev_copy;
252 pi->next_copy = ti->next_copy;
253 ti->next_copy = ts;
254 ti->prev_copy = ts;
255 ti->is_const = false;
256 ti->z_mask = -1;
257 ti->s_mask = 0;
258
259 if (!QSIMPLEQ_EMPTY(&ti->mem_copy)) {
260 if (ts == nts) {
261 /* Last temp copy being removed, the mem copies die. */
262 MemCopyInfo *mc;
263 QSIMPLEQ_FOREACH(mc, &ti->mem_copy, next) {
264 interval_tree_remove(&mc->itree, &ctx->mem_copy);
265 }
266 QSIMPLEQ_CONCAT(&ctx->mem_free, &ti->mem_copy);
267 } else {
268 move_mem_copies(find_better_copy(nts), ts);
269 }
270 }
271}
272
273static void reset_temp(OptContext *ctx, TCGArg arg)
274{
275 reset_ts(ctx, arg_temp(arg));
276}
277
278static void record_mem_copy(OptContext *ctx, TCGType type,
279 TCGTemp *ts, intptr_t start, intptr_t last)
280{
281 MemCopyInfo *mc;
282 TempOptInfo *ti;
283
284 mc = QSIMPLEQ_FIRST(&ctx->mem_free);
285 if (mc) {
286 QSIMPLEQ_REMOVE_HEAD(&ctx->mem_free, next);
287 } else {
288 mc = tcg_malloc(sizeof(*mc));
289 }
290
291 memset(mc, 0, sizeof(*mc));
292 mc->itree.start = start;
293 mc->itree.last = last;
294 mc->type = type;
295 interval_tree_insert(&mc->itree, &ctx->mem_copy);
296
297 ts = find_better_copy(ts);
298 ti = ts_info(ts);
299 mc->ts = ts;
300 QSIMPLEQ_INSERT_TAIL(&ti->mem_copy, mc, next);
301}
302
6349039d 303static bool ts_are_copies(TCGTemp *ts1, TCGTemp *ts2)
e590d4e6 304{
6349039d 305 TCGTemp *i;
e590d4e6 306
6349039d 307 if (ts1 == ts2) {
e590d4e6
AJ
308 return true;
309 }
310
6349039d 311 if (!ts_is_copy(ts1) || !ts_is_copy(ts2)) {
e590d4e6
AJ
312 return false;
313 }
314
6349039d
RH
315 for (i = ts_info(ts1)->next_copy; i != ts1; i = ts_info(i)->next_copy) {
316 if (i == ts2) {
e590d4e6
AJ
317 return true;
318 }
319 }
320
321 return false;
322}
323
6349039d
RH
324static bool args_are_copies(TCGArg arg1, TCGArg arg2)
325{
326 return ts_are_copies(arg_temp(arg1), arg_temp(arg2));
327}
328
ab84dc39
RH
329static TCGTemp *find_mem_copy_for(OptContext *ctx, TCGType type, intptr_t s)
330{
331 MemCopyInfo *mc;
332
333 for (mc = mem_copy_first(ctx, s, s); mc; mc = mem_copy_next(mc, s, s)) {
334 if (mc->itree.start == s && mc->type == type) {
335 return find_better_copy(mc->ts);
336 }
337 }
338 return NULL;
339}
340
26aac97c
RH
341static TCGArg arg_new_constant(OptContext *ctx, uint64_t val)
342{
343 TCGType type = ctx->type;
344 TCGTemp *ts;
345
346 if (type == TCG_TYPE_I32) {
347 val = (int32_t)val;
348 }
349
350 ts = tcg_constant_internal(type, val);
351 init_ts_info(ctx, ts);
352
353 return temp_arg(ts);
354}
355
6b99d5bf 356static bool tcg_opt_gen_mov(OptContext *ctx, TCGOp *op, TCGArg dst, TCGArg src)
22613af4 357{
6349039d
RH
358 TCGTemp *dst_ts = arg_temp(dst);
359 TCGTemp *src_ts = arg_temp(src);
6fcb98ed
RH
360 TempOptInfo *di;
361 TempOptInfo *si;
6349039d
RH
362 TCGOpcode new_op;
363
364 if (ts_are_copies(dst_ts, src_ts)) {
dc84988a 365 tcg_op_remove(ctx->tcg, op);
6b99d5bf 366 return true;
5365718a
AJ
367 }
368
986cac1d 369 reset_ts(ctx, dst_ts);
6349039d
RH
370 di = ts_info(dst_ts);
371 si = ts_info(src_ts);
67f84c96
RH
372
373 switch (ctx->type) {
374 case TCG_TYPE_I32:
170ba88f 375 new_op = INDEX_op_mov_i32;
67f84c96
RH
376 break;
377 case TCG_TYPE_I64:
378 new_op = INDEX_op_mov_i64;
379 break;
380 case TCG_TYPE_V64:
381 case TCG_TYPE_V128:
382 case TCG_TYPE_V256:
383 /* TCGOP_VECL and TCGOP_VECE remain unchanged. */
384 new_op = INDEX_op_mov_vec;
385 break;
386 default:
387 g_assert_not_reached();
170ba88f 388 }
c45cb8bb 389 op->opc = new_op;
6349039d
RH
390 op->args[0] = dst;
391 op->args[1] = src;
a62f6f56 392
faa2e100 393 di->z_mask = si->z_mask;
57fe5c6d 394 di->s_mask = si->s_mask;
e590d4e6 395
6349039d 396 if (src_ts->type == dst_ts->type) {
6fcb98ed 397 TempOptInfo *ni = ts_info(si->next_copy);
6349039d
RH
398
399 di->next_copy = si->next_copy;
400 di->prev_copy = src_ts;
401 ni->prev_copy = dst_ts;
402 si->next_copy = dst_ts;
403 di->is_const = si->is_const;
404 di->val = si->val;
ab84dc39
RH
405
406 if (!QSIMPLEQ_EMPTY(&si->mem_copy)
407 && cmp_better_copy(src_ts, dst_ts) == dst_ts) {
408 move_mem_copies(dst_ts, src_ts);
409 }
6349039d 410 }
6b99d5bf 411 return true;
22613af4
KB
412}
413
6b99d5bf 414static bool tcg_opt_gen_movi(OptContext *ctx, TCGOp *op,
dc84988a 415 TCGArg dst, uint64_t val)
8fe35e04 416{
faa2e100 417 /* Convert movi to mov with constant temp. */
26aac97c 418 return tcg_opt_gen_mov(ctx, op, dst, arg_new_constant(ctx, val));
8fe35e04
RH
419}
420
54795544 421static uint64_t do_constant_folding_2(TCGOpcode op, uint64_t x, uint64_t y)
53108fb5 422{
03271524
RH
423 uint64_t l64, h64;
424
53108fb5
KB
425 switch (op) {
426 CASE_OP_32_64(add):
427 return x + y;
428
429 CASE_OP_32_64(sub):
430 return x - y;
431
432 CASE_OP_32_64(mul):
433 return x * y;
434
c578ff18 435 CASE_OP_32_64_VEC(and):
9a81090b
KB
436 return x & y;
437
c578ff18 438 CASE_OP_32_64_VEC(or):
9a81090b
KB
439 return x | y;
440
c578ff18 441 CASE_OP_32_64_VEC(xor):
9a81090b
KB
442 return x ^ y;
443
55c0975c 444 case INDEX_op_shl_i32:
50c5c4d1 445 return (uint32_t)x << (y & 31);
55c0975c 446
55c0975c 447 case INDEX_op_shl_i64:
50c5c4d1 448 return (uint64_t)x << (y & 63);
55c0975c
KB
449
450 case INDEX_op_shr_i32:
50c5c4d1 451 return (uint32_t)x >> (y & 31);
55c0975c 452
55c0975c 453 case INDEX_op_shr_i64:
50c5c4d1 454 return (uint64_t)x >> (y & 63);
55c0975c
KB
455
456 case INDEX_op_sar_i32:
50c5c4d1 457 return (int32_t)x >> (y & 31);
55c0975c 458
55c0975c 459 case INDEX_op_sar_i64:
50c5c4d1 460 return (int64_t)x >> (y & 63);
55c0975c
KB
461
462 case INDEX_op_rotr_i32:
50c5c4d1 463 return ror32(x, y & 31);
55c0975c 464
55c0975c 465 case INDEX_op_rotr_i64:
50c5c4d1 466 return ror64(x, y & 63);
55c0975c
KB
467
468 case INDEX_op_rotl_i32:
50c5c4d1 469 return rol32(x, y & 31);
55c0975c 470
55c0975c 471 case INDEX_op_rotl_i64:
50c5c4d1 472 return rol64(x, y & 63);
25c4d9cc 473
c578ff18 474 CASE_OP_32_64_VEC(not):
a640f031 475 return ~x;
25c4d9cc 476
cb25c80a
RH
477 CASE_OP_32_64(neg):
478 return -x;
479
c578ff18 480 CASE_OP_32_64_VEC(andc):
cb25c80a
RH
481 return x & ~y;
482
c578ff18 483 CASE_OP_32_64_VEC(orc):
cb25c80a
RH
484 return x | ~y;
485
ed523473 486 CASE_OP_32_64_VEC(eqv):
cb25c80a
RH
487 return ~(x ^ y);
488
ed523473 489 CASE_OP_32_64_VEC(nand):
cb25c80a
RH
490 return ~(x & y);
491
ed523473 492 CASE_OP_32_64_VEC(nor):
cb25c80a
RH
493 return ~(x | y);
494
0e28d006
RH
495 case INDEX_op_clz_i32:
496 return (uint32_t)x ? clz32(x) : y;
497
498 case INDEX_op_clz_i64:
499 return x ? clz64(x) : y;
500
501 case INDEX_op_ctz_i32:
502 return (uint32_t)x ? ctz32(x) : y;
503
504 case INDEX_op_ctz_i64:
505 return x ? ctz64(x) : y;
506
a768e4e9
RH
507 case INDEX_op_ctpop_i32:
508 return ctpop32(x);
509
510 case INDEX_op_ctpop_i64:
511 return ctpop64(x);
512
25c4d9cc 513 CASE_OP_32_64(ext8s):
a640f031 514 return (int8_t)x;
25c4d9cc
RH
515
516 CASE_OP_32_64(ext16s):
a640f031 517 return (int16_t)x;
25c4d9cc
RH
518
519 CASE_OP_32_64(ext8u):
a640f031 520 return (uint8_t)x;
25c4d9cc
RH
521
522 CASE_OP_32_64(ext16u):
a640f031
KB
523 return (uint16_t)x;
524
6498594c 525 CASE_OP_32_64(bswap16):
0b76ff8f
RH
526 x = bswap16(x);
527 return y & TCG_BSWAP_OS ? (int16_t)x : x;
6498594c
RH
528
529 CASE_OP_32_64(bswap32):
0b76ff8f
RH
530 x = bswap32(x);
531 return y & TCG_BSWAP_OS ? (int32_t)x : x;
6498594c
RH
532
533 case INDEX_op_bswap64_i64:
534 return bswap64(x);
535
8bcb5c8f 536 case INDEX_op_ext_i32_i64:
a640f031
KB
537 case INDEX_op_ext32s_i64:
538 return (int32_t)x;
539
8bcb5c8f 540 case INDEX_op_extu_i32_i64:
609ad705 541 case INDEX_op_extrl_i64_i32:
a640f031
KB
542 case INDEX_op_ext32u_i64:
543 return (uint32_t)x;
a640f031 544
609ad705
RH
545 case INDEX_op_extrh_i64_i32:
546 return (uint64_t)x >> 32;
547
03271524
RH
548 case INDEX_op_muluh_i32:
549 return ((uint64_t)(uint32_t)x * (uint32_t)y) >> 32;
550 case INDEX_op_mulsh_i32:
551 return ((int64_t)(int32_t)x * (int32_t)y) >> 32;
552
553 case INDEX_op_muluh_i64:
554 mulu64(&l64, &h64, x, y);
555 return h64;
556 case INDEX_op_mulsh_i64:
557 muls64(&l64, &h64, x, y);
558 return h64;
559
01547f7f
RH
560 case INDEX_op_div_i32:
561 /* Avoid crashing on divide by zero, otherwise undefined. */
562 return (int32_t)x / ((int32_t)y ? : 1);
563 case INDEX_op_divu_i32:
564 return (uint32_t)x / ((uint32_t)y ? : 1);
565 case INDEX_op_div_i64:
566 return (int64_t)x / ((int64_t)y ? : 1);
567 case INDEX_op_divu_i64:
568 return (uint64_t)x / ((uint64_t)y ? : 1);
569
570 case INDEX_op_rem_i32:
571 return (int32_t)x % ((int32_t)y ? : 1);
572 case INDEX_op_remu_i32:
573 return (uint32_t)x % ((uint32_t)y ? : 1);
574 case INDEX_op_rem_i64:
575 return (int64_t)x % ((int64_t)y ? : 1);
576 case INDEX_op_remu_i64:
577 return (uint64_t)x % ((uint64_t)y ? : 1);
578
53108fb5 579 default:
732e89f4 580 g_assert_not_reached();
53108fb5
KB
581 }
582}
583
67f84c96
RH
584static uint64_t do_constant_folding(TCGOpcode op, TCGType type,
585 uint64_t x, uint64_t y)
53108fb5 586{
54795544 587 uint64_t res = do_constant_folding_2(op, x, y);
67f84c96 588 if (type == TCG_TYPE_I32) {
29f3ff8d 589 res = (int32_t)res;
53108fb5 590 }
53108fb5
KB
591 return res;
592}
593
9519da7e
RH
594static bool do_constant_folding_cond_32(uint32_t x, uint32_t y, TCGCond c)
595{
596 switch (c) {
597 case TCG_COND_EQ:
598 return x == y;
599 case TCG_COND_NE:
600 return x != y;
601 case TCG_COND_LT:
602 return (int32_t)x < (int32_t)y;
603 case TCG_COND_GE:
604 return (int32_t)x >= (int32_t)y;
605 case TCG_COND_LE:
606 return (int32_t)x <= (int32_t)y;
607 case TCG_COND_GT:
608 return (int32_t)x > (int32_t)y;
609 case TCG_COND_LTU:
610 return x < y;
611 case TCG_COND_GEU:
612 return x >= y;
613 case TCG_COND_LEU:
614 return x <= y;
615 case TCG_COND_GTU:
616 return x > y;
617 default:
732e89f4 618 g_assert_not_reached();
9519da7e
RH
619 }
620}
621
622static bool do_constant_folding_cond_64(uint64_t x, uint64_t y, TCGCond c)
623{
624 switch (c) {
625 case TCG_COND_EQ:
626 return x == y;
627 case TCG_COND_NE:
628 return x != y;
629 case TCG_COND_LT:
630 return (int64_t)x < (int64_t)y;
631 case TCG_COND_GE:
632 return (int64_t)x >= (int64_t)y;
633 case TCG_COND_LE:
634 return (int64_t)x <= (int64_t)y;
635 case TCG_COND_GT:
636 return (int64_t)x > (int64_t)y;
637 case TCG_COND_LTU:
638 return x < y;
639 case TCG_COND_GEU:
640 return x >= y;
641 case TCG_COND_LEU:
642 return x <= y;
643 case TCG_COND_GTU:
644 return x > y;
645 default:
732e89f4 646 g_assert_not_reached();
9519da7e
RH
647 }
648}
649
650static bool do_constant_folding_cond_eq(TCGCond c)
651{
652 switch (c) {
653 case TCG_COND_GT:
654 case TCG_COND_LTU:
655 case TCG_COND_LT:
656 case TCG_COND_GTU:
657 case TCG_COND_NE:
658 return 0;
659 case TCG_COND_GE:
660 case TCG_COND_GEU:
661 case TCG_COND_LE:
662 case TCG_COND_LEU:
663 case TCG_COND_EQ:
664 return 1;
665 default:
732e89f4 666 g_assert_not_reached();
9519da7e
RH
667 }
668}
669
8d57bf1e
RH
670/*
671 * Return -1 if the condition can't be simplified,
672 * and the result of the condition (0 or 1) if it can.
673 */
67f84c96 674static int do_constant_folding_cond(TCGType type, TCGArg x,
8d57bf1e 675 TCGArg y, TCGCond c)
f8dd19e5 676{
6349039d 677 if (arg_is_const(x) && arg_is_const(y)) {
9becc36f
AB
678 uint64_t xv = arg_info(x)->val;
679 uint64_t yv = arg_info(y)->val;
680
67f84c96
RH
681 switch (type) {
682 case TCG_TYPE_I32:
170ba88f 683 return do_constant_folding_cond_32(xv, yv, c);
67f84c96
RH
684 case TCG_TYPE_I64:
685 return do_constant_folding_cond_64(xv, yv, c);
686 default:
687 /* Only scalar comparisons are optimizable */
688 return -1;
b336ceb6 689 }
6349039d 690 } else if (args_are_copies(x, y)) {
9519da7e 691 return do_constant_folding_cond_eq(c);
9becc36f 692 } else if (arg_is_const(y) && arg_info(y)->val == 0) {
b336ceb6 693 switch (c) {
f8dd19e5 694 case TCG_COND_LTU:
b336ceb6 695 return 0;
f8dd19e5 696 case TCG_COND_GEU:
b336ceb6
AJ
697 return 1;
698 default:
8d57bf1e 699 return -1;
f8dd19e5 700 }
f8dd19e5 701 }
8d57bf1e 702 return -1;
f8dd19e5
AJ
703}
704
8d57bf1e
RH
705/*
706 * Return -1 if the condition can't be simplified,
707 * and the result of the condition (0 or 1) if it can.
708 */
709static int do_constant_folding_cond2(TCGArg *p1, TCGArg *p2, TCGCond c)
6c4382f8
RH
710{
711 TCGArg al = p1[0], ah = p1[1];
712 TCGArg bl = p2[0], bh = p2[1];
713
6349039d
RH
714 if (arg_is_const(bl) && arg_is_const(bh)) {
715 tcg_target_ulong blv = arg_info(bl)->val;
716 tcg_target_ulong bhv = arg_info(bh)->val;
717 uint64_t b = deposit64(blv, 32, 32, bhv);
6c4382f8 718
6349039d
RH
719 if (arg_is_const(al) && arg_is_const(ah)) {
720 tcg_target_ulong alv = arg_info(al)->val;
721 tcg_target_ulong ahv = arg_info(ah)->val;
722 uint64_t a = deposit64(alv, 32, 32, ahv);
6c4382f8
RH
723 return do_constant_folding_cond_64(a, b, c);
724 }
725 if (b == 0) {
726 switch (c) {
727 case TCG_COND_LTU:
728 return 0;
729 case TCG_COND_GEU:
730 return 1;
731 default:
732 break;
733 }
734 }
735 }
6349039d 736 if (args_are_copies(al, bl) && args_are_copies(ah, bh)) {
6c4382f8
RH
737 return do_constant_folding_cond_eq(c);
738 }
8d57bf1e 739 return -1;
6c4382f8
RH
740}
741
7a2f7084
RH
742/**
743 * swap_commutative:
744 * @dest: TCGArg of the destination argument, or NO_DEST.
745 * @p1: first paired argument
746 * @p2: second paired argument
747 *
748 * If *@p1 is a constant and *@p2 is not, swap.
749 * If *@p2 matches @dest, swap.
750 * Return true if a swap was performed.
751 */
752
753#define NO_DEST temp_arg(NULL)
754
24c9ae4e
RH
755static bool swap_commutative(TCGArg dest, TCGArg *p1, TCGArg *p2)
756{
757 TCGArg a1 = *p1, a2 = *p2;
758 int sum = 0;
6349039d
RH
759 sum += arg_is_const(a1);
760 sum -= arg_is_const(a2);
24c9ae4e
RH
761
762 /* Prefer the constant in second argument, and then the form
763 op a, a, b, which is better handled on non-RISC hosts. */
764 if (sum > 0 || (sum == 0 && dest == a2)) {
765 *p1 = a2;
766 *p2 = a1;
767 return true;
768 }
769 return false;
770}
771
0bfcb865
RH
772static bool swap_commutative2(TCGArg *p1, TCGArg *p2)
773{
774 int sum = 0;
6349039d
RH
775 sum += arg_is_const(p1[0]);
776 sum += arg_is_const(p1[1]);
777 sum -= arg_is_const(p2[0]);
778 sum -= arg_is_const(p2[1]);
0bfcb865
RH
779 if (sum > 0) {
780 TCGArg t;
781 t = p1[0], p1[0] = p2[0], p2[0] = t;
782 t = p1[1], p1[1] = p2[1], p2[1] = t;
783 return true;
784 }
785 return false;
786}
787
e2577ea2
RH
788static void init_arguments(OptContext *ctx, TCGOp *op, int nb_args)
789{
790 for (int i = 0; i < nb_args; i++) {
791 TCGTemp *ts = arg_temp(op->args[i]);
39004a71 792 init_ts_info(ctx, ts);
e2577ea2
RH
793 }
794}
795
8774dded
RH
796static void copy_propagate(OptContext *ctx, TCGOp *op,
797 int nb_oargs, int nb_iargs)
798{
8774dded
RH
799 for (int i = nb_oargs; i < nb_oargs + nb_iargs; i++) {
800 TCGTemp *ts = arg_temp(op->args[i]);
39004a71 801 if (ts_is_copy(ts)) {
9f75e528 802 op->args[i] = temp_arg(find_better_copy(ts));
8774dded
RH
803 }
804 }
805}
806
137f1f44
RH
807static void finish_folding(OptContext *ctx, TCGOp *op)
808{
809 const TCGOpDef *def = &tcg_op_defs[op->opc];
810 int i, nb_oargs;
811
812 /*
d97f8f39
RH
813 * We only optimize extended basic blocks. If the opcode ends a BB
814 * and is not a conditional branch, reset all temp data.
137f1f44
RH
815 */
816 if (def->flags & TCG_OPF_BB_END) {
137f1f44 817 ctx->prev_mb = NULL;
d97f8f39
RH
818 if (!(def->flags & TCG_OPF_COND_BRANCH)) {
819 memset(&ctx->temps_used, 0, sizeof(ctx->temps_used));
ab84dc39 820 remove_mem_copy_all(ctx);
d97f8f39 821 }
137f1f44
RH
822 return;
823 }
824
825 nb_oargs = def->nb_oargs;
826 for (i = 0; i < nb_oargs; i++) {
57fe5c6d 827 TCGTemp *ts = arg_temp(op->args[i]);
986cac1d 828 reset_ts(ctx, ts);
137f1f44 829 /*
57fe5c6d 830 * Save the corresponding known-zero/sign bits mask for the
137f1f44
RH
831 * first output argument (only one supported so far).
832 */
833 if (i == 0) {
57fe5c6d
RH
834 ts_info(ts)->z_mask = ctx->z_mask;
835 ts_info(ts)->s_mask = ctx->s_mask;
137f1f44
RH
836 }
837 }
838}
839
2f9f08ba
RH
840/*
841 * The fold_* functions return true when processing is complete,
842 * usually by folding the operation to a constant or to a copy,
843 * and calling tcg_opt_gen_{mov,movi}. They may do other things,
844 * like collect information about the value produced, for use in
845 * optimizing a subsequent operation.
846 *
847 * These first fold_* functions are all helpers, used by other
848 * folders for more specific operations.
849 */
850
851static bool fold_const1(OptContext *ctx, TCGOp *op)
852{
853 if (arg_is_const(op->args[1])) {
854 uint64_t t;
855
856 t = arg_info(op->args[1])->val;
67f84c96 857 t = do_constant_folding(op->opc, ctx->type, t, 0);
2f9f08ba
RH
858 return tcg_opt_gen_movi(ctx, op, op->args[0], t);
859 }
860 return false;
861}
862
863static bool fold_const2(OptContext *ctx, TCGOp *op)
864{
865 if (arg_is_const(op->args[1]) && arg_is_const(op->args[2])) {
866 uint64_t t1 = arg_info(op->args[1])->val;
867 uint64_t t2 = arg_info(op->args[2])->val;
868
67f84c96 869 t1 = do_constant_folding(op->opc, ctx->type, t1, t2);
2f9f08ba
RH
870 return tcg_opt_gen_movi(ctx, op, op->args[0], t1);
871 }
872 return false;
873}
874
c578ff18
RH
875static bool fold_commutative(OptContext *ctx, TCGOp *op)
876{
877 swap_commutative(op->args[0], &op->args[1], &op->args[2]);
878 return false;
879}
880
7a2f7084
RH
881static bool fold_const2_commutative(OptContext *ctx, TCGOp *op)
882{
883 swap_commutative(op->args[0], &op->args[1], &op->args[2]);
884 return fold_const2(ctx, op);
885}
886
fae450ba
RH
887static bool fold_masks(OptContext *ctx, TCGOp *op)
888{
889 uint64_t a_mask = ctx->a_mask;
890 uint64_t z_mask = ctx->z_mask;
57fe5c6d 891 uint64_t s_mask = ctx->s_mask;
fae450ba
RH
892
893 /*
faa2e100
RH
894 * 32-bit ops generate 32-bit results, which for the purpose of
895 * simplifying tcg are sign-extended. Certainly that's how we
896 * represent our constants elsewhere. Note that the bits will
897 * be reset properly for a 64-bit value when encountering the
898 * type changing opcodes.
fae450ba
RH
899 */
900 if (ctx->type == TCG_TYPE_I32) {
faa2e100
RH
901 a_mask = (int32_t)a_mask;
902 z_mask = (int32_t)z_mask;
57fe5c6d 903 s_mask |= MAKE_64BIT_MASK(32, 32);
faa2e100 904 ctx->z_mask = z_mask;
57fe5c6d 905 ctx->s_mask = s_mask;
fae450ba
RH
906 }
907
908 if (z_mask == 0) {
909 return tcg_opt_gen_movi(ctx, op, op->args[0], 0);
910 }
911 if (a_mask == 0) {
912 return tcg_opt_gen_mov(ctx, op, op->args[0], op->args[1]);
913 }
914 return false;
915}
916
0e0a32ba
RH
917/*
918 * Convert @op to NOT, if NOT is supported by the host.
919 * Return true f the conversion is successful, which will still
920 * indicate that the processing is complete.
921 */
922static bool fold_not(OptContext *ctx, TCGOp *op);
923static bool fold_to_not(OptContext *ctx, TCGOp *op, int idx)
924{
925 TCGOpcode not_op;
926 bool have_not;
927
928 switch (ctx->type) {
929 case TCG_TYPE_I32:
930 not_op = INDEX_op_not_i32;
931 have_not = TCG_TARGET_HAS_not_i32;
932 break;
933 case TCG_TYPE_I64:
934 not_op = INDEX_op_not_i64;
935 have_not = TCG_TARGET_HAS_not_i64;
936 break;
937 case TCG_TYPE_V64:
938 case TCG_TYPE_V128:
939 case TCG_TYPE_V256:
940 not_op = INDEX_op_not_vec;
941 have_not = TCG_TARGET_HAS_not_vec;
942 break;
943 default:
944 g_assert_not_reached();
945 }
946 if (have_not) {
947 op->opc = not_op;
948 op->args[1] = op->args[idx];
949 return fold_not(ctx, op);
950 }
951 return false;
952}
953
da48e272
RH
954/* If the binary operation has first argument @i, fold to @i. */
955static bool fold_ix_to_i(OptContext *ctx, TCGOp *op, uint64_t i)
956{
957 if (arg_is_const(op->args[1]) && arg_info(op->args[1])->val == i) {
958 return tcg_opt_gen_movi(ctx, op, op->args[0], i);
959 }
960 return false;
961}
962
0e0a32ba
RH
963/* If the binary operation has first argument @i, fold to NOT. */
964static bool fold_ix_to_not(OptContext *ctx, TCGOp *op, uint64_t i)
965{
966 if (arg_is_const(op->args[1]) && arg_info(op->args[1])->val == i) {
967 return fold_to_not(ctx, op, 2);
968 }
969 return false;
970}
971
e8679955
RH
972/* If the binary operation has second argument @i, fold to @i. */
973static bool fold_xi_to_i(OptContext *ctx, TCGOp *op, uint64_t i)
974{
975 if (arg_is_const(op->args[2]) && arg_info(op->args[2])->val == i) {
976 return tcg_opt_gen_movi(ctx, op, op->args[0], i);
977 }
978 return false;
979}
980
a63ce0e9
RH
981/* If the binary operation has second argument @i, fold to identity. */
982static bool fold_xi_to_x(OptContext *ctx, TCGOp *op, uint64_t i)
983{
984 if (arg_is_const(op->args[2]) && arg_info(op->args[2])->val == i) {
985 return tcg_opt_gen_mov(ctx, op, op->args[0], op->args[1]);
986 }
987 return false;
988}
989
0e0a32ba
RH
990/* If the binary operation has second argument @i, fold to NOT. */
991static bool fold_xi_to_not(OptContext *ctx, TCGOp *op, uint64_t i)
992{
993 if (arg_is_const(op->args[2]) && arg_info(op->args[2])->val == i) {
994 return fold_to_not(ctx, op, 1);
995 }
996 return false;
997}
998
cbe42fb2
RH
999/* If the binary operation has both arguments equal, fold to @i. */
1000static bool fold_xx_to_i(OptContext *ctx, TCGOp *op, uint64_t i)
1001{
1002 if (args_are_copies(op->args[1], op->args[2])) {
1003 return tcg_opt_gen_movi(ctx, op, op->args[0], i);
1004 }
1005 return false;
1006}
1007
ca7bb049
RH
1008/* If the binary operation has both arguments equal, fold to identity. */
1009static bool fold_xx_to_x(OptContext *ctx, TCGOp *op)
1010{
1011 if (args_are_copies(op->args[1], op->args[2])) {
1012 return tcg_opt_gen_mov(ctx, op, op->args[0], op->args[1]);
1013 }
1014 return false;
1015}
1016
2f9f08ba
RH
1017/*
1018 * These outermost fold_<op> functions are sorted alphabetically.
ca7bb049
RH
1019 *
1020 * The ordering of the transformations should be:
1021 * 1) those that produce a constant
1022 * 2) those that produce a copy
1023 * 3) those that produce information about the result value.
2f9f08ba
RH
1024 */
1025
1026static bool fold_add(OptContext *ctx, TCGOp *op)
1027{
7a2f7084 1028 if (fold_const2_commutative(ctx, op) ||
a63ce0e9
RH
1029 fold_xi_to_x(ctx, op, 0)) {
1030 return true;
1031 }
1032 return false;
2f9f08ba
RH
1033}
1034
c578ff18
RH
1035/* We cannot as yet do_constant_folding with vectors. */
1036static bool fold_add_vec(OptContext *ctx, TCGOp *op)
1037{
1038 if (fold_commutative(ctx, op) ||
1039 fold_xi_to_x(ctx, op, 0)) {
1040 return true;
1041 }
1042 return false;
1043}
1044
9531c078 1045static bool fold_addsub2(OptContext *ctx, TCGOp *op, bool add)
e3f7dc21
RH
1046{
1047 if (arg_is_const(op->args[2]) && arg_is_const(op->args[3]) &&
1048 arg_is_const(op->args[4]) && arg_is_const(op->args[5])) {
9531c078
RH
1049 uint64_t al = arg_info(op->args[2])->val;
1050 uint64_t ah = arg_info(op->args[3])->val;
1051 uint64_t bl = arg_info(op->args[4])->val;
1052 uint64_t bh = arg_info(op->args[5])->val;
e3f7dc21 1053 TCGArg rl, rh;
9531c078
RH
1054 TCGOp *op2;
1055
1056 if (ctx->type == TCG_TYPE_I32) {
1057 uint64_t a = deposit64(al, 32, 32, ah);
1058 uint64_t b = deposit64(bl, 32, 32, bh);
1059
1060 if (add) {
1061 a += b;
1062 } else {
1063 a -= b;
1064 }
e3f7dc21 1065
9531c078
RH
1066 al = sextract64(a, 0, 32);
1067 ah = sextract64(a, 32, 32);
e3f7dc21 1068 } else {
9531c078
RH
1069 Int128 a = int128_make128(al, ah);
1070 Int128 b = int128_make128(bl, bh);
1071
1072 if (add) {
1073 a = int128_add(a, b);
1074 } else {
1075 a = int128_sub(a, b);
1076 }
1077
1078 al = int128_getlo(a);
1079 ah = int128_gethi(a);
e3f7dc21
RH
1080 }
1081
1082 rl = op->args[0];
1083 rh = op->args[1];
9531c078
RH
1084
1085 /* The proper opcode is supplied by tcg_opt_gen_mov. */
d4478943 1086 op2 = tcg_op_insert_before(ctx->tcg, op, 0, 2);
9531c078
RH
1087
1088 tcg_opt_gen_movi(ctx, op, rl, al);
1089 tcg_opt_gen_movi(ctx, op2, rh, ah);
e3f7dc21
RH
1090 return true;
1091 }
1092 return false;
1093}
1094
9531c078 1095static bool fold_add2(OptContext *ctx, TCGOp *op)
e3f7dc21 1096{
7a2f7084
RH
1097 /* Note that the high and low parts may be independently swapped. */
1098 swap_commutative(op->args[0], &op->args[2], &op->args[4]);
1099 swap_commutative(op->args[1], &op->args[3], &op->args[5]);
1100
9531c078 1101 return fold_addsub2(ctx, op, true);
e3f7dc21
RH
1102}
1103
2f9f08ba
RH
1104static bool fold_and(OptContext *ctx, TCGOp *op)
1105{
fae450ba
RH
1106 uint64_t z1, z2;
1107
7a2f7084 1108 if (fold_const2_commutative(ctx, op) ||
e8679955 1109 fold_xi_to_i(ctx, op, 0) ||
a63ce0e9 1110 fold_xi_to_x(ctx, op, -1) ||
ca7bb049
RH
1111 fold_xx_to_x(ctx, op)) {
1112 return true;
1113 }
fae450ba
RH
1114
1115 z1 = arg_info(op->args[1])->z_mask;
1116 z2 = arg_info(op->args[2])->z_mask;
1117 ctx->z_mask = z1 & z2;
1118
3f2b1f83
RH
1119 /*
1120 * Sign repetitions are perforce all identical, whether they are 1 or 0.
1121 * Bitwise operations preserve the relative quantity of the repetitions.
1122 */
1123 ctx->s_mask = arg_info(op->args[1])->s_mask
1124 & arg_info(op->args[2])->s_mask;
1125
fae450ba
RH
1126 /*
1127 * Known-zeros does not imply known-ones. Therefore unless
1128 * arg2 is constant, we can't infer affected bits from it.
1129 */
1130 if (arg_is_const(op->args[2])) {
1131 ctx->a_mask = z1 & ~z2;
1132 }
1133
1134 return fold_masks(ctx, op);
2f9f08ba
RH
1135}
1136
1137static bool fold_andc(OptContext *ctx, TCGOp *op)
1138{
fae450ba
RH
1139 uint64_t z1;
1140
cbe42fb2 1141 if (fold_const2(ctx, op) ||
0e0a32ba 1142 fold_xx_to_i(ctx, op, 0) ||
a63ce0e9 1143 fold_xi_to_x(ctx, op, 0) ||
0e0a32ba 1144 fold_ix_to_not(ctx, op, -1)) {
cbe42fb2
RH
1145 return true;
1146 }
fae450ba
RH
1147
1148 z1 = arg_info(op->args[1])->z_mask;
1149
1150 /*
1151 * Known-zeros does not imply known-ones. Therefore unless
1152 * arg2 is constant, we can't infer anything from it.
1153 */
1154 if (arg_is_const(op->args[2])) {
1155 uint64_t z2 = ~arg_info(op->args[2])->z_mask;
1156 ctx->a_mask = z1 & ~z2;
1157 z1 &= z2;
1158 }
1159 ctx->z_mask = z1;
1160
3f2b1f83
RH
1161 ctx->s_mask = arg_info(op->args[1])->s_mask
1162 & arg_info(op->args[2])->s_mask;
fae450ba 1163 return fold_masks(ctx, op);
2f9f08ba
RH
1164}
1165
079b0804
RH
1166static bool fold_brcond(OptContext *ctx, TCGOp *op)
1167{
1168 TCGCond cond = op->args[2];
7a2f7084 1169 int i;
079b0804 1170
7a2f7084
RH
1171 if (swap_commutative(NO_DEST, &op->args[0], &op->args[1])) {
1172 op->args[2] = cond = tcg_swap_cond(cond);
1173 }
1174
1175 i = do_constant_folding_cond(ctx->type, op->args[0], op->args[1], cond);
079b0804
RH
1176 if (i == 0) {
1177 tcg_op_remove(ctx->tcg, op);
1178 return true;
1179 }
1180 if (i > 0) {
1181 op->opc = INDEX_op_br;
1182 op->args[0] = op->args[3];
1183 }
1184 return false;
1185}
1186
764d2aba
RH
1187static bool fold_brcond2(OptContext *ctx, TCGOp *op)
1188{
1189 TCGCond cond = op->args[4];
764d2aba 1190 TCGArg label = op->args[5];
7a2f7084
RH
1191 int i, inv = 0;
1192
1193 if (swap_commutative2(&op->args[0], &op->args[2])) {
1194 op->args[4] = cond = tcg_swap_cond(cond);
1195 }
764d2aba 1196
7a2f7084 1197 i = do_constant_folding_cond2(&op->args[0], &op->args[2], cond);
764d2aba
RH
1198 if (i >= 0) {
1199 goto do_brcond_const;
1200 }
1201
1202 switch (cond) {
1203 case TCG_COND_LT:
1204 case TCG_COND_GE:
1205 /*
1206 * Simplify LT/GE comparisons vs zero to a single compare
1207 * vs the high word of the input.
1208 */
1209 if (arg_is_const(op->args[2]) && arg_info(op->args[2])->val == 0 &&
1210 arg_is_const(op->args[3]) && arg_info(op->args[3])->val == 0) {
1211 goto do_brcond_high;
1212 }
1213 break;
1214
1215 case TCG_COND_NE:
1216 inv = 1;
1217 QEMU_FALLTHROUGH;
1218 case TCG_COND_EQ:
1219 /*
1220 * Simplify EQ/NE comparisons where one of the pairs
1221 * can be simplified.
1222 */
67f84c96 1223 i = do_constant_folding_cond(TCG_TYPE_I32, op->args[0],
764d2aba
RH
1224 op->args[2], cond);
1225 switch (i ^ inv) {
1226 case 0:
1227 goto do_brcond_const;
1228 case 1:
1229 goto do_brcond_high;
1230 }
1231
67f84c96 1232 i = do_constant_folding_cond(TCG_TYPE_I32, op->args[1],
764d2aba
RH
1233 op->args[3], cond);
1234 switch (i ^ inv) {
1235 case 0:
1236 goto do_brcond_const;
1237 case 1:
1238 op->opc = INDEX_op_brcond_i32;
1239 op->args[1] = op->args[2];
1240 op->args[2] = cond;
1241 op->args[3] = label;
1242 break;
1243 }
1244 break;
1245
1246 default:
1247 break;
1248
1249 do_brcond_high:
1250 op->opc = INDEX_op_brcond_i32;
1251 op->args[0] = op->args[1];
1252 op->args[1] = op->args[3];
1253 op->args[2] = cond;
1254 op->args[3] = label;
1255 break;
1256
1257 do_brcond_const:
1258 if (i == 0) {
1259 tcg_op_remove(ctx->tcg, op);
1260 return true;
1261 }
1262 op->opc = INDEX_op_br;
1263 op->args[0] = label;
1264 break;
1265 }
1266 return false;
1267}
1268
09bacdc2
RH
1269static bool fold_bswap(OptContext *ctx, TCGOp *op)
1270{
57fe5c6d 1271 uint64_t z_mask, s_mask, sign;
fae450ba 1272
09bacdc2
RH
1273 if (arg_is_const(op->args[1])) {
1274 uint64_t t = arg_info(op->args[1])->val;
1275
67f84c96 1276 t = do_constant_folding(op->opc, ctx->type, t, op->args[2]);
09bacdc2
RH
1277 return tcg_opt_gen_movi(ctx, op, op->args[0], t);
1278 }
fae450ba
RH
1279
1280 z_mask = arg_info(op->args[1])->z_mask;
57fe5c6d 1281
fae450ba
RH
1282 switch (op->opc) {
1283 case INDEX_op_bswap16_i32:
1284 case INDEX_op_bswap16_i64:
1285 z_mask = bswap16(z_mask);
1286 sign = INT16_MIN;
1287 break;
1288 case INDEX_op_bswap32_i32:
1289 case INDEX_op_bswap32_i64:
1290 z_mask = bswap32(z_mask);
1291 sign = INT32_MIN;
1292 break;
1293 case INDEX_op_bswap64_i64:
1294 z_mask = bswap64(z_mask);
1295 sign = INT64_MIN;
1296 break;
1297 default:
1298 g_assert_not_reached();
1299 }
57fe5c6d 1300 s_mask = smask_from_zmask(z_mask);
fae450ba
RH
1301
1302 switch (op->args[2] & (TCG_BSWAP_OZ | TCG_BSWAP_OS)) {
1303 case TCG_BSWAP_OZ:
1304 break;
1305 case TCG_BSWAP_OS:
1306 /* If the sign bit may be 1, force all the bits above to 1. */
1307 if (z_mask & sign) {
1308 z_mask |= sign;
57fe5c6d 1309 s_mask = sign << 1;
fae450ba
RH
1310 }
1311 break;
1312 default:
1313 /* The high bits are undefined: force all bits above the sign to 1. */
1314 z_mask |= sign << 1;
57fe5c6d 1315 s_mask = 0;
fae450ba
RH
1316 break;
1317 }
1318 ctx->z_mask = z_mask;
57fe5c6d 1319 ctx->s_mask = s_mask;
fae450ba
RH
1320
1321 return fold_masks(ctx, op);
09bacdc2
RH
1322}
1323
5cf32be7
RH
1324static bool fold_call(OptContext *ctx, TCGOp *op)
1325{
1326 TCGContext *s = ctx->tcg;
1327 int nb_oargs = TCGOP_CALLO(op);
1328 int nb_iargs = TCGOP_CALLI(op);
1329 int flags, i;
1330
1331 init_arguments(ctx, op, nb_oargs + nb_iargs);
1332 copy_propagate(ctx, op, nb_oargs, nb_iargs);
1333
1334 /* If the function reads or writes globals, reset temp data. */
1335 flags = tcg_call_flags(op);
1336 if (!(flags & (TCG_CALL_NO_READ_GLOBALS | TCG_CALL_NO_WRITE_GLOBALS))) {
1337 int nb_globals = s->nb_globals;
1338
1339 for (i = 0; i < nb_globals; i++) {
1340 if (test_bit(i, ctx->temps_used.l)) {
986cac1d 1341 reset_ts(ctx, &ctx->tcg->temps[i]);
5cf32be7
RH
1342 }
1343 }
1344 }
1345
ab84dc39
RH
1346 /* If the function has side effects, reset mem data. */
1347 if (!(flags & TCG_CALL_NO_SIDE_EFFECTS)) {
1348 remove_mem_copy_all(ctx);
1349 }
1350
5cf32be7
RH
1351 /* Reset temp data for outputs. */
1352 for (i = 0; i < nb_oargs; i++) {
986cac1d 1353 reset_temp(ctx, op->args[i]);
5cf32be7
RH
1354 }
1355
1356 /* Stop optimizing MB across calls. */
1357 ctx->prev_mb = NULL;
1358 return true;
1359}
1360
30dd0bfe
RH
1361static bool fold_count_zeros(OptContext *ctx, TCGOp *op)
1362{
fae450ba
RH
1363 uint64_t z_mask;
1364
30dd0bfe
RH
1365 if (arg_is_const(op->args[1])) {
1366 uint64_t t = arg_info(op->args[1])->val;
1367
1368 if (t != 0) {
67f84c96 1369 t = do_constant_folding(op->opc, ctx->type, t, 0);
30dd0bfe
RH
1370 return tcg_opt_gen_movi(ctx, op, op->args[0], t);
1371 }
1372 return tcg_opt_gen_mov(ctx, op, op->args[0], op->args[2]);
1373 }
fae450ba
RH
1374
1375 switch (ctx->type) {
1376 case TCG_TYPE_I32:
1377 z_mask = 31;
1378 break;
1379 case TCG_TYPE_I64:
1380 z_mask = 63;
1381 break;
1382 default:
1383 g_assert_not_reached();
1384 }
1385 ctx->z_mask = arg_info(op->args[2])->z_mask | z_mask;
2b9d0c59 1386 ctx->s_mask = smask_from_zmask(ctx->z_mask);
30dd0bfe
RH
1387 return false;
1388}
1389
2f9f08ba
RH
1390static bool fold_ctpop(OptContext *ctx, TCGOp *op)
1391{
fae450ba
RH
1392 if (fold_const1(ctx, op)) {
1393 return true;
1394 }
1395
1396 switch (ctx->type) {
1397 case TCG_TYPE_I32:
1398 ctx->z_mask = 32 | 31;
1399 break;
1400 case TCG_TYPE_I64:
1401 ctx->z_mask = 64 | 63;
1402 break;
1403 default:
1404 g_assert_not_reached();
1405 }
2b9d0c59 1406 ctx->s_mask = smask_from_zmask(ctx->z_mask);
fae450ba 1407 return false;
2f9f08ba
RH
1408}
1409
1b1907b8
RH
1410static bool fold_deposit(OptContext *ctx, TCGOp *op)
1411{
8f7a840d
RH
1412 TCGOpcode and_opc;
1413
1b1907b8
RH
1414 if (arg_is_const(op->args[1]) && arg_is_const(op->args[2])) {
1415 uint64_t t1 = arg_info(op->args[1])->val;
1416 uint64_t t2 = arg_info(op->args[2])->val;
1417
1418 t1 = deposit64(t1, op->args[3], op->args[4], t2);
1419 return tcg_opt_gen_movi(ctx, op, op->args[0], t1);
1420 }
fae450ba 1421
8f7a840d
RH
1422 switch (ctx->type) {
1423 case TCG_TYPE_I32:
1424 and_opc = INDEX_op_and_i32;
1425 break;
1426 case TCG_TYPE_I64:
1427 and_opc = INDEX_op_and_i64;
1428 break;
1429 default:
1430 g_assert_not_reached();
1431 }
1432
1433 /* Inserting a value into zero at offset 0. */
1434 if (arg_is_const(op->args[1])
1435 && arg_info(op->args[1])->val == 0
1436 && op->args[3] == 0) {
1437 uint64_t mask = MAKE_64BIT_MASK(0, op->args[4]);
1438
1439 op->opc = and_opc;
1440 op->args[1] = op->args[2];
26aac97c 1441 op->args[2] = arg_new_constant(ctx, mask);
8f7a840d
RH
1442 ctx->z_mask = mask & arg_info(op->args[1])->z_mask;
1443 return false;
1444 }
1445
1446 /* Inserting zero into a value. */
1447 if (arg_is_const(op->args[2])
1448 && arg_info(op->args[2])->val == 0) {
1449 uint64_t mask = deposit64(-1, op->args[3], op->args[4], 0);
1450
1451 op->opc = and_opc;
26aac97c 1452 op->args[2] = arg_new_constant(ctx, mask);
8f7a840d
RH
1453 ctx->z_mask = mask & arg_info(op->args[1])->z_mask;
1454 return false;
1455 }
1456
fae450ba
RH
1457 ctx->z_mask = deposit64(arg_info(op->args[1])->z_mask,
1458 op->args[3], op->args[4],
1459 arg_info(op->args[2])->z_mask);
1b1907b8
RH
1460 return false;
1461}
1462
2f9f08ba
RH
1463static bool fold_divide(OptContext *ctx, TCGOp *op)
1464{
2f9d9a34
RH
1465 if (fold_const2(ctx, op) ||
1466 fold_xi_to_x(ctx, op, 1)) {
1467 return true;
1468 }
1469 return false;
2f9f08ba
RH
1470}
1471
8cdb3fcb
RH
1472static bool fold_dup(OptContext *ctx, TCGOp *op)
1473{
1474 if (arg_is_const(op->args[1])) {
1475 uint64_t t = arg_info(op->args[1])->val;
1476 t = dup_const(TCGOP_VECE(op), t);
1477 return tcg_opt_gen_movi(ctx, op, op->args[0], t);
1478 }
1479 return false;
1480}
1481
1482static bool fold_dup2(OptContext *ctx, TCGOp *op)
1483{
1484 if (arg_is_const(op->args[1]) && arg_is_const(op->args[2])) {
1485 uint64_t t = deposit64(arg_info(op->args[1])->val, 32, 32,
1486 arg_info(op->args[2])->val);
1487 return tcg_opt_gen_movi(ctx, op, op->args[0], t);
1488 }
1489
1490 if (args_are_copies(op->args[1], op->args[2])) {
1491 op->opc = INDEX_op_dup_vec;
1492 TCGOP_VECE(op) = MO_32;
1493 }
1494 return false;
1495}
1496
2f9f08ba
RH
1497static bool fold_eqv(OptContext *ctx, TCGOp *op)
1498{
7a2f7084 1499 if (fold_const2_commutative(ctx, op) ||
a63ce0e9 1500 fold_xi_to_x(ctx, op, -1) ||
0e0a32ba
RH
1501 fold_xi_to_not(ctx, op, 0)) {
1502 return true;
1503 }
3f2b1f83
RH
1504
1505 ctx->s_mask = arg_info(op->args[1])->s_mask
1506 & arg_info(op->args[2])->s_mask;
0e0a32ba 1507 return false;
2f9f08ba
RH
1508}
1509
b6617c88
RH
1510static bool fold_extract(OptContext *ctx, TCGOp *op)
1511{
fae450ba 1512 uint64_t z_mask_old, z_mask;
57fe5c6d
RH
1513 int pos = op->args[2];
1514 int len = op->args[3];
fae450ba 1515
b6617c88
RH
1516 if (arg_is_const(op->args[1])) {
1517 uint64_t t;
1518
1519 t = arg_info(op->args[1])->val;
57fe5c6d 1520 t = extract64(t, pos, len);
b6617c88
RH
1521 return tcg_opt_gen_movi(ctx, op, op->args[0], t);
1522 }
fae450ba
RH
1523
1524 z_mask_old = arg_info(op->args[1])->z_mask;
57fe5c6d
RH
1525 z_mask = extract64(z_mask_old, pos, len);
1526 if (pos == 0) {
fae450ba
RH
1527 ctx->a_mask = z_mask_old ^ z_mask;
1528 }
1529 ctx->z_mask = z_mask;
57fe5c6d 1530 ctx->s_mask = smask_from_zmask(z_mask);
fae450ba
RH
1531
1532 return fold_masks(ctx, op);
b6617c88
RH
1533}
1534
dcd08996
RH
1535static bool fold_extract2(OptContext *ctx, TCGOp *op)
1536{
1537 if (arg_is_const(op->args[1]) && arg_is_const(op->args[2])) {
1538 uint64_t v1 = arg_info(op->args[1])->val;
1539 uint64_t v2 = arg_info(op->args[2])->val;
1540 int shr = op->args[3];
1541
1542 if (op->opc == INDEX_op_extract2_i64) {
1543 v1 >>= shr;
1544 v2 <<= 64 - shr;
1545 } else {
1546 v1 = (uint32_t)v1 >> shr;
225bec0c 1547 v2 = (uint64_t)((int32_t)v2 << (32 - shr));
dcd08996
RH
1548 }
1549 return tcg_opt_gen_movi(ctx, op, op->args[0], v1 | v2);
1550 }
1551 return false;
1552}
1553
2f9f08ba
RH
1554static bool fold_exts(OptContext *ctx, TCGOp *op)
1555{
57fe5c6d 1556 uint64_t s_mask_old, s_mask, z_mask, sign;
fae450ba
RH
1557 bool type_change = false;
1558
1559 if (fold_const1(ctx, op)) {
1560 return true;
1561 }
1562
57fe5c6d
RH
1563 z_mask = arg_info(op->args[1])->z_mask;
1564 s_mask = arg_info(op->args[1])->s_mask;
1565 s_mask_old = s_mask;
fae450ba
RH
1566
1567 switch (op->opc) {
1568 CASE_OP_32_64(ext8s):
1569 sign = INT8_MIN;
1570 z_mask = (uint8_t)z_mask;
1571 break;
1572 CASE_OP_32_64(ext16s):
1573 sign = INT16_MIN;
1574 z_mask = (uint16_t)z_mask;
1575 break;
1576 case INDEX_op_ext_i32_i64:
1577 type_change = true;
1578 QEMU_FALLTHROUGH;
1579 case INDEX_op_ext32s_i64:
1580 sign = INT32_MIN;
1581 z_mask = (uint32_t)z_mask;
1582 break;
1583 default:
1584 g_assert_not_reached();
1585 }
1586
1587 if (z_mask & sign) {
1588 z_mask |= sign;
fae450ba 1589 }
57fe5c6d
RH
1590 s_mask |= sign << 1;
1591
fae450ba 1592 ctx->z_mask = z_mask;
57fe5c6d
RH
1593 ctx->s_mask = s_mask;
1594 if (!type_change) {
1595 ctx->a_mask = s_mask & ~s_mask_old;
1596 }
fae450ba
RH
1597
1598 return fold_masks(ctx, op);
2f9f08ba
RH
1599}
1600
1601static bool fold_extu(OptContext *ctx, TCGOp *op)
1602{
fae450ba
RH
1603 uint64_t z_mask_old, z_mask;
1604 bool type_change = false;
1605
1606 if (fold_const1(ctx, op)) {
1607 return true;
1608 }
1609
1610 z_mask_old = z_mask = arg_info(op->args[1])->z_mask;
1611
1612 switch (op->opc) {
1613 CASE_OP_32_64(ext8u):
1614 z_mask = (uint8_t)z_mask;
1615 break;
1616 CASE_OP_32_64(ext16u):
1617 z_mask = (uint16_t)z_mask;
1618 break;
1619 case INDEX_op_extrl_i64_i32:
1620 case INDEX_op_extu_i32_i64:
1621 type_change = true;
1622 QEMU_FALLTHROUGH;
1623 case INDEX_op_ext32u_i64:
1624 z_mask = (uint32_t)z_mask;
1625 break;
1626 case INDEX_op_extrh_i64_i32:
1627 type_change = true;
1628 z_mask >>= 32;
1629 break;
1630 default:
1631 g_assert_not_reached();
1632 }
1633
1634 ctx->z_mask = z_mask;
57fe5c6d 1635 ctx->s_mask = smask_from_zmask(z_mask);
fae450ba
RH
1636 if (!type_change) {
1637 ctx->a_mask = z_mask_old ^ z_mask;
1638 }
1639 return fold_masks(ctx, op);
2f9f08ba
RH
1640}
1641
3eefdf2b
RH
1642static bool fold_mb(OptContext *ctx, TCGOp *op)
1643{
1644 /* Eliminate duplicate and redundant fence instructions. */
1645 if (ctx->prev_mb) {
1646 /*
1647 * Merge two barriers of the same type into one,
1648 * or a weaker barrier into a stronger one,
1649 * or two weaker barriers into a stronger one.
1650 * mb X; mb Y => mb X|Y
1651 * mb; strl => mb; st
1652 * ldaq; mb => ld; mb
1653 * ldaq; strl => ld; mb; st
1654 * Other combinations are also merged into a strong
1655 * barrier. This is stricter than specified but for
1656 * the purposes of TCG is better than not optimizing.
1657 */
1658 ctx->prev_mb->args[0] |= op->args[0];
1659 tcg_op_remove(ctx->tcg, op);
1660 } else {
1661 ctx->prev_mb = op;
1662 }
1663 return true;
1664}
1665
2cfac7fa
RH
1666static bool fold_mov(OptContext *ctx, TCGOp *op)
1667{
1668 return tcg_opt_gen_mov(ctx, op, op->args[0], op->args[1]);
1669}
1670
0c310a30
RH
1671static bool fold_movcond(OptContext *ctx, TCGOp *op)
1672{
0c310a30 1673 TCGCond cond = op->args[5];
7a2f7084
RH
1674 int i;
1675
1676 if (swap_commutative(NO_DEST, &op->args[1], &op->args[2])) {
1677 op->args[5] = cond = tcg_swap_cond(cond);
1678 }
1679 /*
1680 * Canonicalize the "false" input reg to match the destination reg so
1681 * that the tcg backend can implement a "move if true" operation.
1682 */
1683 if (swap_commutative(op->args[0], &op->args[4], &op->args[3])) {
1684 op->args[5] = cond = tcg_invert_cond(cond);
1685 }
0c310a30 1686
7a2f7084 1687 i = do_constant_folding_cond(ctx->type, op->args[1], op->args[2], cond);
0c310a30
RH
1688 if (i >= 0) {
1689 return tcg_opt_gen_mov(ctx, op, op->args[0], op->args[4 - i]);
1690 }
1691
fae450ba
RH
1692 ctx->z_mask = arg_info(op->args[3])->z_mask
1693 | arg_info(op->args[4])->z_mask;
3f2b1f83
RH
1694 ctx->s_mask = arg_info(op->args[3])->s_mask
1695 & arg_info(op->args[4])->s_mask;
fae450ba 1696
0c310a30
RH
1697 if (arg_is_const(op->args[3]) && arg_is_const(op->args[4])) {
1698 uint64_t tv = arg_info(op->args[3])->val;
1699 uint64_t fv = arg_info(op->args[4])->val;
3635502d 1700 TCGOpcode opc, negopc = 0;
0c310a30 1701
67f84c96
RH
1702 switch (ctx->type) {
1703 case TCG_TYPE_I32:
1704 opc = INDEX_op_setcond_i32;
3635502d
RH
1705 if (TCG_TARGET_HAS_negsetcond_i32) {
1706 negopc = INDEX_op_negsetcond_i32;
1707 }
1708 tv = (int32_t)tv;
1709 fv = (int32_t)fv;
67f84c96
RH
1710 break;
1711 case TCG_TYPE_I64:
1712 opc = INDEX_op_setcond_i64;
3635502d
RH
1713 if (TCG_TARGET_HAS_negsetcond_i64) {
1714 negopc = INDEX_op_negsetcond_i64;
1715 }
67f84c96
RH
1716 break;
1717 default:
1718 g_assert_not_reached();
1719 }
0c310a30
RH
1720
1721 if (tv == 1 && fv == 0) {
1722 op->opc = opc;
1723 op->args[3] = cond;
1724 } else if (fv == 1 && tv == 0) {
1725 op->opc = opc;
1726 op->args[3] = tcg_invert_cond(cond);
3635502d
RH
1727 } else if (negopc) {
1728 if (tv == -1 && fv == 0) {
1729 op->opc = negopc;
1730 op->args[3] = cond;
1731 } else if (fv == -1 && tv == 0) {
1732 op->opc = negopc;
1733 op->args[3] = tcg_invert_cond(cond);
1734 }
0c310a30
RH
1735 }
1736 }
1737 return false;
1738}
1739
2f9f08ba
RH
1740static bool fold_mul(OptContext *ctx, TCGOp *op)
1741{
e8679955 1742 if (fold_const2(ctx, op) ||
5b5cf479
RH
1743 fold_xi_to_i(ctx, op, 0) ||
1744 fold_xi_to_x(ctx, op, 1)) {
e8679955
RH
1745 return true;
1746 }
1747 return false;
2f9f08ba
RH
1748}
1749
1750static bool fold_mul_highpart(OptContext *ctx, TCGOp *op)
1751{
7a2f7084 1752 if (fold_const2_commutative(ctx, op) ||
e8679955
RH
1753 fold_xi_to_i(ctx, op, 0)) {
1754 return true;
1755 }
1756 return false;
2f9f08ba
RH
1757}
1758
407112b0 1759static bool fold_multiply2(OptContext *ctx, TCGOp *op)
6b8ac0d1 1760{
7a2f7084
RH
1761 swap_commutative(op->args[0], &op->args[2], &op->args[3]);
1762
6b8ac0d1 1763 if (arg_is_const(op->args[2]) && arg_is_const(op->args[3])) {
407112b0
RH
1764 uint64_t a = arg_info(op->args[2])->val;
1765 uint64_t b = arg_info(op->args[3])->val;
1766 uint64_t h, l;
6b8ac0d1 1767 TCGArg rl, rh;
407112b0
RH
1768 TCGOp *op2;
1769
1770 switch (op->opc) {
1771 case INDEX_op_mulu2_i32:
1772 l = (uint64_t)(uint32_t)a * (uint32_t)b;
1773 h = (int32_t)(l >> 32);
1774 l = (int32_t)l;
1775 break;
1776 case INDEX_op_muls2_i32:
1777 l = (int64_t)(int32_t)a * (int32_t)b;
1778 h = l >> 32;
1779 l = (int32_t)l;
1780 break;
1781 case INDEX_op_mulu2_i64:
1782 mulu64(&l, &h, a, b);
1783 break;
1784 case INDEX_op_muls2_i64:
1785 muls64(&l, &h, a, b);
1786 break;
1787 default:
1788 g_assert_not_reached();
1789 }
6b8ac0d1
RH
1790
1791 rl = op->args[0];
1792 rh = op->args[1];
407112b0
RH
1793
1794 /* The proper opcode is supplied by tcg_opt_gen_mov. */
d4478943 1795 op2 = tcg_op_insert_before(ctx->tcg, op, 0, 2);
407112b0
RH
1796
1797 tcg_opt_gen_movi(ctx, op, rl, l);
1798 tcg_opt_gen_movi(ctx, op2, rh, h);
6b8ac0d1
RH
1799 return true;
1800 }
1801 return false;
1802}
1803
2f9f08ba
RH
1804static bool fold_nand(OptContext *ctx, TCGOp *op)
1805{
7a2f7084 1806 if (fold_const2_commutative(ctx, op) ||
0e0a32ba
RH
1807 fold_xi_to_not(ctx, op, -1)) {
1808 return true;
1809 }
3f2b1f83
RH
1810
1811 ctx->s_mask = arg_info(op->args[1])->s_mask
1812 & arg_info(op->args[2])->s_mask;
0e0a32ba 1813 return false;
2f9f08ba
RH
1814}
1815
1816static bool fold_neg(OptContext *ctx, TCGOp *op)
1817{
fae450ba
RH
1818 uint64_t z_mask;
1819
9caca88a
RH
1820 if (fold_const1(ctx, op)) {
1821 return true;
1822 }
fae450ba
RH
1823
1824 /* Set to 1 all bits to the left of the rightmost. */
1825 z_mask = arg_info(op->args[1])->z_mask;
1826 ctx->z_mask = -(z_mask & -z_mask);
1827
9caca88a
RH
1828 /*
1829 * Because of fold_sub_to_neg, we want to always return true,
1830 * via finish_folding.
1831 */
1832 finish_folding(ctx, op);
1833 return true;
2f9f08ba
RH
1834}
1835
1836static bool fold_nor(OptContext *ctx, TCGOp *op)
1837{
7a2f7084 1838 if (fold_const2_commutative(ctx, op) ||
0e0a32ba
RH
1839 fold_xi_to_not(ctx, op, 0)) {
1840 return true;
1841 }
3f2b1f83
RH
1842
1843 ctx->s_mask = arg_info(op->args[1])->s_mask
1844 & arg_info(op->args[2])->s_mask;
0e0a32ba 1845 return false;
2f9f08ba
RH
1846}
1847
1848static bool fold_not(OptContext *ctx, TCGOp *op)
1849{
0e0a32ba
RH
1850 if (fold_const1(ctx, op)) {
1851 return true;
1852 }
1853
3f2b1f83
RH
1854 ctx->s_mask = arg_info(op->args[1])->s_mask;
1855
0e0a32ba
RH
1856 /* Because of fold_to_not, we want to always return true, via finish. */
1857 finish_folding(ctx, op);
1858 return true;
2f9f08ba
RH
1859}
1860
1861static bool fold_or(OptContext *ctx, TCGOp *op)
1862{
7a2f7084 1863 if (fold_const2_commutative(ctx, op) ||
a63ce0e9 1864 fold_xi_to_x(ctx, op, 0) ||
ca7bb049
RH
1865 fold_xx_to_x(ctx, op)) {
1866 return true;
1867 }
fae450ba
RH
1868
1869 ctx->z_mask = arg_info(op->args[1])->z_mask
1870 | arg_info(op->args[2])->z_mask;
3f2b1f83
RH
1871 ctx->s_mask = arg_info(op->args[1])->s_mask
1872 & arg_info(op->args[2])->s_mask;
fae450ba 1873 return fold_masks(ctx, op);
2f9f08ba
RH
1874}
1875
1876static bool fold_orc(OptContext *ctx, TCGOp *op)
1877{
0e0a32ba 1878 if (fold_const2(ctx, op) ||
4e858d96 1879 fold_xx_to_i(ctx, op, -1) ||
a63ce0e9 1880 fold_xi_to_x(ctx, op, -1) ||
0e0a32ba
RH
1881 fold_ix_to_not(ctx, op, 0)) {
1882 return true;
1883 }
3f2b1f83
RH
1884
1885 ctx->s_mask = arg_info(op->args[1])->s_mask
1886 & arg_info(op->args[2])->s_mask;
0e0a32ba 1887 return false;
2f9f08ba
RH
1888}
1889
3eefdf2b
RH
1890static bool fold_qemu_ld(OptContext *ctx, TCGOp *op)
1891{
fae450ba
RH
1892 const TCGOpDef *def = &tcg_op_defs[op->opc];
1893 MemOpIdx oi = op->args[def->nb_oargs + def->nb_iargs];
1894 MemOp mop = get_memop(oi);
1895 int width = 8 * memop_size(mop);
1896
57fe5c6d
RH
1897 if (width < 64) {
1898 ctx->s_mask = MAKE_64BIT_MASK(width, 64 - width);
1899 if (!(mop & MO_SIGN)) {
1900 ctx->z_mask = MAKE_64BIT_MASK(0, width);
1901 ctx->s_mask <<= 1;
1902 }
fae450ba
RH
1903 }
1904
3eefdf2b
RH
1905 /* Opcodes that touch guest memory stop the mb optimization. */
1906 ctx->prev_mb = NULL;
1907 return false;
1908}
1909
1910static bool fold_qemu_st(OptContext *ctx, TCGOp *op)
1911{
1912 /* Opcodes that touch guest memory stop the mb optimization. */
1913 ctx->prev_mb = NULL;
1914 return false;
1915}
1916
2f9f08ba
RH
1917static bool fold_remainder(OptContext *ctx, TCGOp *op)
1918{
267c17e8
RH
1919 if (fold_const2(ctx, op) ||
1920 fold_xx_to_i(ctx, op, 0)) {
1921 return true;
1922 }
1923 return false;
2f9f08ba
RH
1924}
1925
c63ff55c
RH
1926static bool fold_setcond(OptContext *ctx, TCGOp *op)
1927{
1928 TCGCond cond = op->args[3];
7a2f7084
RH
1929 int i;
1930
1931 if (swap_commutative(op->args[0], &op->args[1], &op->args[2])) {
1932 op->args[3] = cond = tcg_swap_cond(cond);
1933 }
c63ff55c 1934
7a2f7084 1935 i = do_constant_folding_cond(ctx->type, op->args[1], op->args[2], cond);
c63ff55c
RH
1936 if (i >= 0) {
1937 return tcg_opt_gen_movi(ctx, op, op->args[0], i);
1938 }
fae450ba
RH
1939
1940 ctx->z_mask = 1;
275d7d8e 1941 ctx->s_mask = smask_from_zmask(1);
c63ff55c
RH
1942 return false;
1943}
1944
3635502d
RH
1945static bool fold_negsetcond(OptContext *ctx, TCGOp *op)
1946{
1947 TCGCond cond = op->args[3];
1948 int i;
1949
1950 if (swap_commutative(op->args[0], &op->args[1], &op->args[2])) {
1951 op->args[3] = cond = tcg_swap_cond(cond);
1952 }
1953
1954 i = do_constant_folding_cond(ctx->type, op->args[1], op->args[2], cond);
1955 if (i >= 0) {
1956 return tcg_opt_gen_movi(ctx, op, op->args[0], -i);
1957 }
1958
1959 /* Value is {0,-1} so all bits are repetitions of the sign. */
1960 ctx->s_mask = -1;
1961 return false;
1962}
1963
1964
bc47b1aa
RH
1965static bool fold_setcond2(OptContext *ctx, TCGOp *op)
1966{
1967 TCGCond cond = op->args[5];
7a2f7084 1968 int i, inv = 0;
bc47b1aa 1969
7a2f7084
RH
1970 if (swap_commutative2(&op->args[1], &op->args[3])) {
1971 op->args[5] = cond = tcg_swap_cond(cond);
1972 }
1973
1974 i = do_constant_folding_cond2(&op->args[1], &op->args[3], cond);
bc47b1aa
RH
1975 if (i >= 0) {
1976 goto do_setcond_const;
1977 }
1978
1979 switch (cond) {
1980 case TCG_COND_LT:
1981 case TCG_COND_GE:
1982 /*
1983 * Simplify LT/GE comparisons vs zero to a single compare
1984 * vs the high word of the input.
1985 */
1986 if (arg_is_const(op->args[3]) && arg_info(op->args[3])->val == 0 &&
1987 arg_is_const(op->args[4]) && arg_info(op->args[4])->val == 0) {
1988 goto do_setcond_high;
1989 }
1990 break;
1991
1992 case TCG_COND_NE:
1993 inv = 1;
1994 QEMU_FALLTHROUGH;
1995 case TCG_COND_EQ:
1996 /*
1997 * Simplify EQ/NE comparisons where one of the pairs
1998 * can be simplified.
1999 */
67f84c96 2000 i = do_constant_folding_cond(TCG_TYPE_I32, op->args[1],
bc47b1aa
RH
2001 op->args[3], cond);
2002 switch (i ^ inv) {
2003 case 0:
2004 goto do_setcond_const;
2005 case 1:
2006 goto do_setcond_high;
2007 }
2008
67f84c96 2009 i = do_constant_folding_cond(TCG_TYPE_I32, op->args[2],
bc47b1aa
RH
2010 op->args[4], cond);
2011 switch (i ^ inv) {
2012 case 0:
2013 goto do_setcond_const;
2014 case 1:
2015 op->args[2] = op->args[3];
2016 op->args[3] = cond;
2017 op->opc = INDEX_op_setcond_i32;
2018 break;
2019 }
2020 break;
2021
2022 default:
2023 break;
2024
2025 do_setcond_high:
2026 op->args[1] = op->args[2];
2027 op->args[2] = op->args[4];
2028 op->args[3] = cond;
2029 op->opc = INDEX_op_setcond_i32;
2030 break;
2031 }
fae450ba
RH
2032
2033 ctx->z_mask = 1;
275d7d8e 2034 ctx->s_mask = smask_from_zmask(1);
bc47b1aa
RH
2035 return false;
2036
2037 do_setcond_const:
2038 return tcg_opt_gen_movi(ctx, op, op->args[0], i);
2039}
2040
b6617c88
RH
2041static bool fold_sextract(OptContext *ctx, TCGOp *op)
2042{
57fe5c6d
RH
2043 uint64_t z_mask, s_mask, s_mask_old;
2044 int pos = op->args[2];
2045 int len = op->args[3];
fae450ba 2046
b6617c88
RH
2047 if (arg_is_const(op->args[1])) {
2048 uint64_t t;
2049
2050 t = arg_info(op->args[1])->val;
57fe5c6d 2051 t = sextract64(t, pos, len);
b6617c88
RH
2052 return tcg_opt_gen_movi(ctx, op, op->args[0], t);
2053 }
fae450ba 2054
57fe5c6d
RH
2055 z_mask = arg_info(op->args[1])->z_mask;
2056 z_mask = sextract64(z_mask, pos, len);
fae450ba
RH
2057 ctx->z_mask = z_mask;
2058
57fe5c6d
RH
2059 s_mask_old = arg_info(op->args[1])->s_mask;
2060 s_mask = sextract64(s_mask_old, pos, len);
2061 s_mask |= MAKE_64BIT_MASK(len, 64 - len);
2062 ctx->s_mask = s_mask;
2063
2064 if (pos == 0) {
2065 ctx->a_mask = s_mask & ~s_mask_old;
2066 }
2067
fae450ba 2068 return fold_masks(ctx, op);
b6617c88
RH
2069}
2070
2f9f08ba
RH
2071static bool fold_shift(OptContext *ctx, TCGOp *op)
2072{
93a967fb
RH
2073 uint64_t s_mask, z_mask, sign;
2074
a63ce0e9 2075 if (fold_const2(ctx, op) ||
da48e272 2076 fold_ix_to_i(ctx, op, 0) ||
a63ce0e9
RH
2077 fold_xi_to_x(ctx, op, 0)) {
2078 return true;
2079 }
fae450ba 2080
93a967fb
RH
2081 s_mask = arg_info(op->args[1])->s_mask;
2082 z_mask = arg_info(op->args[1])->z_mask;
2083
fae450ba 2084 if (arg_is_const(op->args[2])) {
93a967fb
RH
2085 int sh = arg_info(op->args[2])->val;
2086
2087 ctx->z_mask = do_constant_folding(op->opc, ctx->type, z_mask, sh);
2088
2089 s_mask = do_constant_folding(op->opc, ctx->type, s_mask, sh);
2090 ctx->s_mask = smask_from_smask(s_mask);
2091
fae450ba
RH
2092 return fold_masks(ctx, op);
2093 }
93a967fb
RH
2094
2095 switch (op->opc) {
2096 CASE_OP_32_64(sar):
2097 /*
2098 * Arithmetic right shift will not reduce the number of
2099 * input sign repetitions.
2100 */
2101 ctx->s_mask = s_mask;
2102 break;
2103 CASE_OP_32_64(shr):
2104 /*
2105 * If the sign bit is known zero, then logical right shift
2106 * will not reduced the number of input sign repetitions.
2107 */
2108 sign = (s_mask & -s_mask) >> 1;
2109 if (!(z_mask & sign)) {
2110 ctx->s_mask = s_mask;
2111 }
2112 break;
2113 default:
2114 break;
2115 }
2116
a63ce0e9 2117 return false;
2f9f08ba
RH
2118}
2119
9caca88a
RH
2120static bool fold_sub_to_neg(OptContext *ctx, TCGOp *op)
2121{
2122 TCGOpcode neg_op;
2123 bool have_neg;
2124
2125 if (!arg_is_const(op->args[1]) || arg_info(op->args[1])->val != 0) {
2126 return false;
2127 }
2128
2129 switch (ctx->type) {
2130 case TCG_TYPE_I32:
2131 neg_op = INDEX_op_neg_i32;
b701f195 2132 have_neg = true;
9caca88a
RH
2133 break;
2134 case TCG_TYPE_I64:
2135 neg_op = INDEX_op_neg_i64;
b701f195 2136 have_neg = true;
9caca88a
RH
2137 break;
2138 case TCG_TYPE_V64:
2139 case TCG_TYPE_V128:
2140 case TCG_TYPE_V256:
2141 neg_op = INDEX_op_neg_vec;
2142 have_neg = (TCG_TARGET_HAS_neg_vec &&
2143 tcg_can_emit_vec_op(neg_op, ctx->type, TCGOP_VECE(op)) > 0);
2144 break;
2145 default:
2146 g_assert_not_reached();
2147 }
2148 if (have_neg) {
2149 op->opc = neg_op;
2150 op->args[1] = op->args[2];
2151 return fold_neg(ctx, op);
2152 }
2153 return false;
2154}
2155
c578ff18
RH
2156/* We cannot as yet do_constant_folding with vectors. */
2157static bool fold_sub_vec(OptContext *ctx, TCGOp *op)
2f9f08ba 2158{
c578ff18 2159 if (fold_xx_to_i(ctx, op, 0) ||
a63ce0e9 2160 fold_xi_to_x(ctx, op, 0) ||
9caca88a 2161 fold_sub_to_neg(ctx, op)) {
cbe42fb2
RH
2162 return true;
2163 }
2164 return false;
2f9f08ba
RH
2165}
2166
c578ff18
RH
2167static bool fold_sub(OptContext *ctx, TCGOp *op)
2168{
2169 return fold_const2(ctx, op) || fold_sub_vec(ctx, op);
2170}
2171
9531c078 2172static bool fold_sub2(OptContext *ctx, TCGOp *op)
e3f7dc21 2173{
9531c078 2174 return fold_addsub2(ctx, op, false);
e3f7dc21
RH
2175}
2176
fae450ba
RH
2177static bool fold_tcg_ld(OptContext *ctx, TCGOp *op)
2178{
2179 /* We can't do any folding with a load, but we can record bits. */
2180 switch (op->opc) {
57fe5c6d
RH
2181 CASE_OP_32_64(ld8s):
2182 ctx->s_mask = MAKE_64BIT_MASK(8, 56);
2183 break;
fae450ba
RH
2184 CASE_OP_32_64(ld8u):
2185 ctx->z_mask = MAKE_64BIT_MASK(0, 8);
57fe5c6d
RH
2186 ctx->s_mask = MAKE_64BIT_MASK(9, 55);
2187 break;
2188 CASE_OP_32_64(ld16s):
2189 ctx->s_mask = MAKE_64BIT_MASK(16, 48);
fae450ba
RH
2190 break;
2191 CASE_OP_32_64(ld16u):
2192 ctx->z_mask = MAKE_64BIT_MASK(0, 16);
57fe5c6d
RH
2193 ctx->s_mask = MAKE_64BIT_MASK(17, 47);
2194 break;
2195 case INDEX_op_ld32s_i64:
2196 ctx->s_mask = MAKE_64BIT_MASK(32, 32);
fae450ba
RH
2197 break;
2198 case INDEX_op_ld32u_i64:
2199 ctx->z_mask = MAKE_64BIT_MASK(0, 32);
57fe5c6d 2200 ctx->s_mask = MAKE_64BIT_MASK(33, 31);
fae450ba
RH
2201 break;
2202 default:
2203 g_assert_not_reached();
2204 }
2205 return false;
2206}
2207
ab84dc39
RH
2208static bool fold_tcg_ld_memcopy(OptContext *ctx, TCGOp *op)
2209{
2210 TCGTemp *dst, *src;
2211 intptr_t ofs;
2212 TCGType type;
2213
2214 if (op->args[1] != tcgv_ptr_arg(tcg_env)) {
2215 return false;
2216 }
2217
2218 type = ctx->type;
2219 ofs = op->args[2];
2220 dst = arg_temp(op->args[0]);
2221 src = find_mem_copy_for(ctx, type, ofs);
2222 if (src && src->base_type == type) {
2223 return tcg_opt_gen_mov(ctx, op, temp_arg(dst), temp_arg(src));
2224 }
2225
2226 reset_ts(ctx, dst);
2227 record_mem_copy(ctx, type, dst, ofs, ofs + tcg_type_size(type) - 1);
2228 return true;
2229}
2230
2231static bool fold_tcg_st(OptContext *ctx, TCGOp *op)
2232{
2233 intptr_t ofs = op->args[2];
2234 intptr_t lm1;
2235
2236 if (op->args[1] != tcgv_ptr_arg(tcg_env)) {
2237 remove_mem_copy_all(ctx);
2238 return false;
2239 }
2240
2241 switch (op->opc) {
2242 CASE_OP_32_64(st8):
2243 lm1 = 0;
2244 break;
2245 CASE_OP_32_64(st16):
2246 lm1 = 1;
2247 break;
2248 case INDEX_op_st32_i64:
2249 case INDEX_op_st_i32:
2250 lm1 = 3;
2251 break;
2252 case INDEX_op_st_i64:
2253 lm1 = 7;
2254 break;
2255 case INDEX_op_st_vec:
2256 lm1 = tcg_type_size(ctx->type) - 1;
2257 break;
2258 default:
2259 g_assert_not_reached();
2260 }
2261 remove_mem_copy_in(ctx, ofs, ofs + lm1);
2262 return false;
2263}
2264
2265static bool fold_tcg_st_memcopy(OptContext *ctx, TCGOp *op)
2266{
2267 TCGTemp *src;
2268 intptr_t ofs, last;
2269 TCGType type;
2270
2271 if (op->args[1] != tcgv_ptr_arg(tcg_env)) {
2272 fold_tcg_st(ctx, op);
2273 return false;
2274 }
2275
2276 src = arg_temp(op->args[0]);
2277 ofs = op->args[2];
2278 type = ctx->type;
3eaadaeb
RH
2279
2280 /*
2281 * Eliminate duplicate stores of a constant.
2282 * This happens frequently when the target ISA zero-extends.
2283 */
2284 if (ts_is_const(src)) {
2285 TCGTemp *prev = find_mem_copy_for(ctx, type, ofs);
2286 if (src == prev) {
2287 tcg_op_remove(ctx->tcg, op);
2288 return true;
2289 }
2290 }
2291
ab84dc39
RH
2292 last = ofs + tcg_type_size(type) - 1;
2293 remove_mem_copy_in(ctx, ofs, last);
2294 record_mem_copy(ctx, type, src, ofs, last);
2295 return false;
2296}
2297
2f9f08ba
RH
2298static bool fold_xor(OptContext *ctx, TCGOp *op)
2299{
7a2f7084 2300 if (fold_const2_commutative(ctx, op) ||
0e0a32ba 2301 fold_xx_to_i(ctx, op, 0) ||
a63ce0e9 2302 fold_xi_to_x(ctx, op, 0) ||
0e0a32ba 2303 fold_xi_to_not(ctx, op, -1)) {
cbe42fb2
RH
2304 return true;
2305 }
fae450ba
RH
2306
2307 ctx->z_mask = arg_info(op->args[1])->z_mask
2308 | arg_info(op->args[2])->z_mask;
3f2b1f83
RH
2309 ctx->s_mask = arg_info(op->args[1])->s_mask
2310 & arg_info(op->args[2])->s_mask;
fae450ba 2311 return fold_masks(ctx, op);
2f9f08ba
RH
2312}
2313
22613af4 2314/* Propagate constants and copies, fold constant expressions. */
36e60ef6 2315void tcg_optimize(TCGContext *s)
8f2e8c07 2316{
5cf32be7 2317 int nb_temps, i;
d0ed5151 2318 TCGOp *op, *op_next;
dc84988a 2319 OptContext ctx = { .tcg = s };
5d8f5363 2320
ab84dc39
RH
2321 QSIMPLEQ_INIT(&ctx.mem_free);
2322
22613af4
KB
2323 /* Array VALS has an element for each temp.
2324 If this temp holds a constant then its value is kept in VALS' element.
e590d4e6
AJ
2325 If this temp is a copy of other ones then the other copies are
2326 available through the doubly linked circular list. */
8f2e8c07
KB
2327
2328 nb_temps = s->nb_temps;
8f17a975
RH
2329 for (i = 0; i < nb_temps; ++i) {
2330 s->temps[i].state_ptr = NULL;
2331 }
8f2e8c07 2332
15fa08f8 2333 QTAILQ_FOREACH_SAFE(op, &s->ops, link, op_next) {
c45cb8bb 2334 TCGOpcode opc = op->opc;
5cf32be7 2335 const TCGOpDef *def;
404a148d 2336 bool done = false;
c45cb8bb 2337
5cf32be7 2338 /* Calls are special. */
c45cb8bb 2339 if (opc == INDEX_op_call) {
5cf32be7
RH
2340 fold_call(&ctx, op);
2341 continue;
cf066674 2342 }
5cf32be7
RH
2343
2344 def = &tcg_op_defs[opc];
ec5d4cbe
RH
2345 init_arguments(&ctx, op, def->nb_oargs + def->nb_iargs);
2346 copy_propagate(&ctx, op, def->nb_oargs, def->nb_iargs);
22613af4 2347
67f84c96
RH
2348 /* Pre-compute the type of the operation. */
2349 if (def->flags & TCG_OPF_VECTOR) {
2350 ctx.type = TCG_TYPE_V64 + TCGOP_VECL(op);
2351 } else if (def->flags & TCG_OPF_64BIT) {
2352 ctx.type = TCG_TYPE_I64;
2353 } else {
2354 ctx.type = TCG_TYPE_I32;
2355 }
2356
57fe5c6d 2357 /* Assume all bits affected, no bits known zero, no sign reps. */
fae450ba
RH
2358 ctx.a_mask = -1;
2359 ctx.z_mask = -1;
57fe5c6d 2360 ctx.s_mask = 0;
633f6502 2361
2cfac7fa
RH
2362 /*
2363 * Process each opcode.
2364 * Sorted alphabetically by opcode as much as possible.
2365 */
c45cb8bb 2366 switch (opc) {
c578ff18 2367 CASE_OP_32_64(add):
2f9f08ba
RH
2368 done = fold_add(&ctx, op);
2369 break;
c578ff18
RH
2370 case INDEX_op_add_vec:
2371 done = fold_add_vec(&ctx, op);
2372 break;
9531c078
RH
2373 CASE_OP_32_64(add2):
2374 done = fold_add2(&ctx, op);
e3f7dc21 2375 break;
2f9f08ba
RH
2376 CASE_OP_32_64_VEC(and):
2377 done = fold_and(&ctx, op);
2378 break;
2379 CASE_OP_32_64_VEC(andc):
2380 done = fold_andc(&ctx, op);
2381 break;
079b0804
RH
2382 CASE_OP_32_64(brcond):
2383 done = fold_brcond(&ctx, op);
2384 break;
764d2aba
RH
2385 case INDEX_op_brcond2_i32:
2386 done = fold_brcond2(&ctx, op);
2387 break;
09bacdc2
RH
2388 CASE_OP_32_64(bswap16):
2389 CASE_OP_32_64(bswap32):
2390 case INDEX_op_bswap64_i64:
2391 done = fold_bswap(&ctx, op);
2392 break;
30dd0bfe
RH
2393 CASE_OP_32_64(clz):
2394 CASE_OP_32_64(ctz):
2395 done = fold_count_zeros(&ctx, op);
2396 break;
2f9f08ba
RH
2397 CASE_OP_32_64(ctpop):
2398 done = fold_ctpop(&ctx, op);
2399 break;
1b1907b8
RH
2400 CASE_OP_32_64(deposit):
2401 done = fold_deposit(&ctx, op);
2402 break;
2f9f08ba
RH
2403 CASE_OP_32_64(div):
2404 CASE_OP_32_64(divu):
2405 done = fold_divide(&ctx, op);
2406 break;
8cdb3fcb
RH
2407 case INDEX_op_dup_vec:
2408 done = fold_dup(&ctx, op);
2409 break;
2410 case INDEX_op_dup2_vec:
2411 done = fold_dup2(&ctx, op);
2412 break;
ed523473 2413 CASE_OP_32_64_VEC(eqv):
2f9f08ba
RH
2414 done = fold_eqv(&ctx, op);
2415 break;
b6617c88
RH
2416 CASE_OP_32_64(extract):
2417 done = fold_extract(&ctx, op);
2418 break;
dcd08996
RH
2419 CASE_OP_32_64(extract2):
2420 done = fold_extract2(&ctx, op);
2421 break;
2f9f08ba
RH
2422 CASE_OP_32_64(ext8s):
2423 CASE_OP_32_64(ext16s):
2424 case INDEX_op_ext32s_i64:
2425 case INDEX_op_ext_i32_i64:
2426 done = fold_exts(&ctx, op);
2427 break;
2428 CASE_OP_32_64(ext8u):
2429 CASE_OP_32_64(ext16u):
2430 case INDEX_op_ext32u_i64:
2431 case INDEX_op_extu_i32_i64:
2432 case INDEX_op_extrl_i64_i32:
2433 case INDEX_op_extrh_i64_i32:
2434 done = fold_extu(&ctx, op);
2435 break;
57fe5c6d 2436 CASE_OP_32_64(ld8s):
fae450ba 2437 CASE_OP_32_64(ld8u):
57fe5c6d 2438 CASE_OP_32_64(ld16s):
fae450ba 2439 CASE_OP_32_64(ld16u):
57fe5c6d 2440 case INDEX_op_ld32s_i64:
fae450ba
RH
2441 case INDEX_op_ld32u_i64:
2442 done = fold_tcg_ld(&ctx, op);
2443 break;
ab84dc39
RH
2444 case INDEX_op_ld_i32:
2445 case INDEX_op_ld_i64:
2446 case INDEX_op_ld_vec:
2447 done = fold_tcg_ld_memcopy(&ctx, op);
2448 break;
2449 CASE_OP_32_64(st8):
2450 CASE_OP_32_64(st16):
2451 case INDEX_op_st32_i64:
2452 done = fold_tcg_st(&ctx, op);
2453 break;
2454 case INDEX_op_st_i32:
2455 case INDEX_op_st_i64:
2456 case INDEX_op_st_vec:
2457 done = fold_tcg_st_memcopy(&ctx, op);
2458 break;
3eefdf2b
RH
2459 case INDEX_op_mb:
2460 done = fold_mb(&ctx, op);
0c310a30 2461 break;
2cfac7fa
RH
2462 CASE_OP_32_64_VEC(mov):
2463 done = fold_mov(&ctx, op);
2464 break;
0c310a30
RH
2465 CASE_OP_32_64(movcond):
2466 done = fold_movcond(&ctx, op);
3eefdf2b 2467 break;
2f9f08ba
RH
2468 CASE_OP_32_64(mul):
2469 done = fold_mul(&ctx, op);
2470 break;
2471 CASE_OP_32_64(mulsh):
2472 CASE_OP_32_64(muluh):
2473 done = fold_mul_highpart(&ctx, op);
2474 break;
407112b0
RH
2475 CASE_OP_32_64(muls2):
2476 CASE_OP_32_64(mulu2):
2477 done = fold_multiply2(&ctx, op);
6b8ac0d1 2478 break;
ed523473 2479 CASE_OP_32_64_VEC(nand):
2f9f08ba
RH
2480 done = fold_nand(&ctx, op);
2481 break;
2482 CASE_OP_32_64(neg):
2483 done = fold_neg(&ctx, op);
2484 break;
ed523473 2485 CASE_OP_32_64_VEC(nor):
2f9f08ba
RH
2486 done = fold_nor(&ctx, op);
2487 break;
2488 CASE_OP_32_64_VEC(not):
2489 done = fold_not(&ctx, op);
2490 break;
2491 CASE_OP_32_64_VEC(or):
2492 done = fold_or(&ctx, op);
2493 break;
2494 CASE_OP_32_64_VEC(orc):
2495 done = fold_orc(&ctx, op);
2496 break;
fecccfcc
RH
2497 case INDEX_op_qemu_ld_a32_i32:
2498 case INDEX_op_qemu_ld_a64_i32:
2499 case INDEX_op_qemu_ld_a32_i64:
2500 case INDEX_op_qemu_ld_a64_i64:
2501 case INDEX_op_qemu_ld_a32_i128:
2502 case INDEX_op_qemu_ld_a64_i128:
3eefdf2b
RH
2503 done = fold_qemu_ld(&ctx, op);
2504 break;
fecccfcc
RH
2505 case INDEX_op_qemu_st8_a32_i32:
2506 case INDEX_op_qemu_st8_a64_i32:
2507 case INDEX_op_qemu_st_a32_i32:
2508 case INDEX_op_qemu_st_a64_i32:
2509 case INDEX_op_qemu_st_a32_i64:
2510 case INDEX_op_qemu_st_a64_i64:
2511 case INDEX_op_qemu_st_a32_i128:
2512 case INDEX_op_qemu_st_a64_i128:
3eefdf2b
RH
2513 done = fold_qemu_st(&ctx, op);
2514 break;
2f9f08ba
RH
2515 CASE_OP_32_64(rem):
2516 CASE_OP_32_64(remu):
2517 done = fold_remainder(&ctx, op);
2518 break;
2519 CASE_OP_32_64(rotl):
2520 CASE_OP_32_64(rotr):
2521 CASE_OP_32_64(sar):
2522 CASE_OP_32_64(shl):
2523 CASE_OP_32_64(shr):
2524 done = fold_shift(&ctx, op);
2525 break;
c63ff55c
RH
2526 CASE_OP_32_64(setcond):
2527 done = fold_setcond(&ctx, op);
2528 break;
3635502d
RH
2529 CASE_OP_32_64(negsetcond):
2530 done = fold_negsetcond(&ctx, op);
2531 break;
bc47b1aa
RH
2532 case INDEX_op_setcond2_i32:
2533 done = fold_setcond2(&ctx, op);
2534 break;
b6617c88
RH
2535 CASE_OP_32_64(sextract):
2536 done = fold_sextract(&ctx, op);
2537 break;
c578ff18 2538 CASE_OP_32_64(sub):
2f9f08ba
RH
2539 done = fold_sub(&ctx, op);
2540 break;
c578ff18
RH
2541 case INDEX_op_sub_vec:
2542 done = fold_sub_vec(&ctx, op);
2543 break;
9531c078
RH
2544 CASE_OP_32_64(sub2):
2545 done = fold_sub2(&ctx, op);
e3f7dc21 2546 break;
2f9f08ba
RH
2547 CASE_OP_32_64_VEC(xor):
2548 done = fold_xor(&ctx, op);
b10f3833 2549 break;
2cfac7fa
RH
2550 default:
2551 break;
b10f3833
RH
2552 }
2553
404a148d
RH
2554 if (!done) {
2555 finish_folding(&ctx, op);
2556 }
8f2e8c07 2557 }
8f2e8c07 2558}