]> git.proxmox.com Git - mirror_qemu.git/blame - tcg/ppc64/tcg-target.h
tcg-ppc64: Make TCG_AREG0 and TCG_REG_CALL_STACK enum constants
[mirror_qemu.git] / tcg / ppc64 / tcg-target.h
CommitLineData
810260a8 1/*
2 * Tiny Code Generator for QEMU
3 *
4 * Copyright (c) 2008 Fabrice Bellard
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
cb9c377f 24#ifndef TCG_TARGET_PPC64
810260a8 25#define TCG_TARGET_PPC64 1
26
810260a8 27#define TCG_TARGET_NB_REGS 32
e083c4a2 28#define TCG_TARGET_INSN_UNIT_SIZE 4
810260a8 29
771142c2 30typedef enum {
3bf4a1ed
RH
31 TCG_REG_R0, TCG_REG_R1, TCG_REG_R2, TCG_REG_R3,
32 TCG_REG_R4, TCG_REG_R5, TCG_REG_R6, TCG_REG_R7,
33 TCG_REG_R8, TCG_REG_R9, TCG_REG_R10, TCG_REG_R11,
34 TCG_REG_R12, TCG_REG_R13, TCG_REG_R14, TCG_REG_R15,
35 TCG_REG_R16, TCG_REG_R17, TCG_REG_R18, TCG_REG_R19,
36 TCG_REG_R20, TCG_REG_R21, TCG_REG_R22, TCG_REG_R23,
37 TCG_REG_R24, TCG_REG_R25, TCG_REG_R26, TCG_REG_R27,
38 TCG_REG_R28, TCG_REG_R29, TCG_REG_R30, TCG_REG_R31,
39
40 TCG_REG_CALL_STACK = TCG_REG_R1,
41 TCG_AREG0 = TCG_REG_R27
771142c2 42} TCGReg;
810260a8 43
44/* used for function call generation */
810260a8 45#define TCG_TARGET_STACK_ALIGN 16
e7d05e6f 46#define TCG_TARGET_CALL_STACK_OFFSET 48
810260a8 47
a9249dff
RH
48/* optional instructions automatically implemented */
49#define TCG_TARGET_HAS_ext8u_i32 0 /* andi */
50#define TCG_TARGET_HAS_ext16u_i32 0
28f2dba6
RH
51#define TCG_TARGET_HAS_ext8u_i64 0
52#define TCG_TARGET_HAS_ext16u_i64 0
53#define TCG_TARGET_HAS_ext32u_i64 0
a9249dff 54
810260a8 55/* optional instructions */
25c4d9cc 56#define TCG_TARGET_HAS_div_i32 1
5b9f72ab 57#define TCG_TARGET_HAS_rem_i32 0
313d91c7 58#define TCG_TARGET_HAS_rot_i32 1
25c4d9cc
RH
59#define TCG_TARGET_HAS_ext8s_i32 1
60#define TCG_TARGET_HAS_ext16s_i32 1
5d221582
RH
61#define TCG_TARGET_HAS_bswap16_i32 1
62#define TCG_TARGET_HAS_bswap32_i32 1
157f2662 63#define TCG_TARGET_HAS_not_i32 1
25c4d9cc 64#define TCG_TARGET_HAS_neg_i32 1
ce1010d6
RH
65#define TCG_TARGET_HAS_andc_i32 1
66#define TCG_TARGET_HAS_orc_i32 1
67#define TCG_TARGET_HAS_eqv_i32 1
68#define TCG_TARGET_HAS_nand_i32 1
69#define TCG_TARGET_HAS_nor_i32 1
33de9ed2 70#define TCG_TARGET_HAS_deposit_i32 1
027ffea9 71#define TCG_TARGET_HAS_movcond_i32 1
e6a72734
RH
72#define TCG_TARGET_HAS_add2_i32 0
73#define TCG_TARGET_HAS_sub2_i32 0
74#define TCG_TARGET_HAS_mulu2_i32 0
4d3203fd 75#define TCG_TARGET_HAS_muls2_i32 0
03271524
RH
76#define TCG_TARGET_HAS_muluh_i32 0
77#define TCG_TARGET_HAS_mulsh_i32 0
4bb7a41e 78#define TCG_TARGET_HAS_trunc_shr_i32 0
36828256 79
25c4d9cc 80#define TCG_TARGET_HAS_div_i64 1
5b9f72ab 81#define TCG_TARGET_HAS_rem_i64 0
313d91c7 82#define TCG_TARGET_HAS_rot_i64 1
25c4d9cc
RH
83#define TCG_TARGET_HAS_ext8s_i64 1
84#define TCG_TARGET_HAS_ext16s_i64 1
85#define TCG_TARGET_HAS_ext32s_i64 1
5d221582
RH
86#define TCG_TARGET_HAS_bswap16_i64 1
87#define TCG_TARGET_HAS_bswap32_i64 1
68aebd45 88#define TCG_TARGET_HAS_bswap64_i64 1
157f2662 89#define TCG_TARGET_HAS_not_i64 1
25c4d9cc 90#define TCG_TARGET_HAS_neg_i64 1
ce1010d6
RH
91#define TCG_TARGET_HAS_andc_i64 1
92#define TCG_TARGET_HAS_orc_i64 1
93#define TCG_TARGET_HAS_eqv_i64 1
94#define TCG_TARGET_HAS_nand_i64 1
95#define TCG_TARGET_HAS_nor_i64 1
33de9ed2 96#define TCG_TARGET_HAS_deposit_i64 1
027ffea9 97#define TCG_TARGET_HAS_movcond_i64 1
6c858762
RH
98#define TCG_TARGET_HAS_add2_i64 1
99#define TCG_TARGET_HAS_sub2_i64 1
32f5717f
RH
100#define TCG_TARGET_HAS_mulu2_i64 0
101#define TCG_TARGET_HAS_muls2_i64 0
102#define TCG_TARGET_HAS_muluh_i64 1
103#define TCG_TARGET_HAS_mulsh_i64 1
810260a8 104
2bece2c8 105#define TCG_TARGET_EXTEND_ARGS 1
cb9c377f
PB
106
107#endif