]> git.proxmox.com Git - mirror_qemu.git/blame - tcg/riscv/tcg-target.inc.c
projects / mirror_qemu.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
tcg: Restart TB generation after constant pool overflow
[mirror_qemu.git] / tcg / riscv / tcg-target.inc.c
CommitLineData
505e75c5
AF		 1/*
2 * Tiny Code Generator for QEMU
3 *
4 * Copyright (c) 2018 SiFive, Inc
5 * Copyright (c) 2008-2009 Arnaud Patard <arnaud.patard@rtp-net.org>
6 * Copyright (c) 2009 Aurelien Jarno <aurelien@aurel32.net>
7 * Copyright (c) 2008 Fabrice Bellard
8 *
9 * Based on i386/tcg-target.c and mips/tcg-target.c
10 *
11 * Permission is hereby granted, free of charge, to any person obtaining a copy
12 * of this software and associated documentation files (the "Software"), to deal
13 * in the Software without restriction, including without limitation the rights
14 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
15 * copies of the Software, and to permit persons to whom the Software is
16 * furnished to do so, subject to the following conditions:
17 *
18 * The above copyright notice and this permission notice shall be included in
19 * all copies or substantial portions of the Software.
20 *
21 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
22 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
23 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
24 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
25 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
26 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
27 * THE SOFTWARE.
28 */
29
30#include "tcg-pool.inc.c"
31
32#ifdef CONFIG_DEBUG_TCG
33static const char * const tcg_target_reg_names[TCG_TARGET_NB_REGS] = {
34 "zero",
35 "ra",
36 "sp",
37 "gp",
38 "tp",
39 "t0",
40 "t1",
41 "t2",
42 "s0",
43 "s1",
44 "a0",
45 "a1",
46 "a2",
47 "a3",
48 "a4",
49 "a5",
50 "a6",
51 "a7",
52 "s2",
53 "s3",
54 "s4",
55 "s5",
56 "s6",
57 "s7",
58 "s8",
59 "s9",
60 "s10",
61 "s11",
62 "t3",
63 "t4",
64 "t5",
65 "t6"
66};
67#endif
68
69static const int tcg_target_reg_alloc_order[] = {
70 /* Call saved registers */
71 /* TCG_REG_S0 reservered for TCG_AREG0 */
72 TCG_REG_S1,
73 TCG_REG_S2,
74 TCG_REG_S3,
75 TCG_REG_S4,
76 TCG_REG_S5,
77 TCG_REG_S6,
78 TCG_REG_S7,
79 TCG_REG_S8,
80 TCG_REG_S9,
81 TCG_REG_S10,
82 TCG_REG_S11,
83
84 /* Call clobbered registers */
85 TCG_REG_T0,
86 TCG_REG_T1,
87 TCG_REG_T2,
88 TCG_REG_T3,
89 TCG_REG_T4,
90 TCG_REG_T5,
91 TCG_REG_T6,
92
93 /* Argument registers */
94 TCG_REG_A0,
95 TCG_REG_A1,
96 TCG_REG_A2,
97 TCG_REG_A3,
98 TCG_REG_A4,
99 TCG_REG_A5,
100 TCG_REG_A6,
101 TCG_REG_A7,
102};
103
104static const int tcg_target_call_iarg_regs[] = {
105 TCG_REG_A0,
106 TCG_REG_A1,
107 TCG_REG_A2,
108 TCG_REG_A3,
109 TCG_REG_A4,
110 TCG_REG_A5,
111 TCG_REG_A6,
112 TCG_REG_A7,
113};
114
115static const int tcg_target_call_oarg_regs[] = {
116 TCG_REG_A0,
117 TCG_REG_A1,
118};
8ce23a13
AF		 119
120#define TCG_CT_CONST_ZERO 0x100
121#define TCG_CT_CONST_S12 0x200
122#define TCG_CT_CONST_N12 0x400
123#define TCG_CT_CONST_M12 0x800
124
125static inline tcg_target_long sextreg(tcg_target_long val, int pos, int len)
126{
127 if (TCG_TARGET_REG_BITS == 32) {
128 return sextract32(val, pos, len);
129 } else {
130 return sextract64(val, pos, len);
131 }
132}
133
134/* parse target specific constraints */
135static const char *target_parse_constraint(TCGArgConstraint *ct,
136 const char *ct_str, TCGType type)
137{
138 switch (*ct_str++) {
139 case 'r':
140 ct->ct |= TCG_CT_REG;
141 ct->u.regs = 0xffffffff;
142 break;
143 case 'L':
144 /* qemu_ld/qemu_st constraint */
145 ct->ct |= TCG_CT_REG;
146 ct->u.regs = 0xffffffff;
147 /* qemu_ld/qemu_st uses TCG_REG_TMP0 */
148#if defined(CONFIG_SOFTMMU)
149 tcg_regset_reset_reg(ct->u.regs, tcg_target_call_iarg_regs[0]);
150 tcg_regset_reset_reg(ct->u.regs, tcg_target_call_iarg_regs[1]);
151 tcg_regset_reset_reg(ct->u.regs, tcg_target_call_iarg_regs[2]);
152 tcg_regset_reset_reg(ct->u.regs, tcg_target_call_iarg_regs[3]);
153 tcg_regset_reset_reg(ct->u.regs, tcg_target_call_iarg_regs[4]);
154#endif
155 break;
156 case 'I':
157 ct->ct |= TCG_CT_CONST_S12;
158 break;
159 case 'N':
160 ct->ct |= TCG_CT_CONST_N12;
161 break;
162 case 'M':
163 ct->ct |= TCG_CT_CONST_M12;
164 break;
165 case 'Z':
166 /* we can use a zero immediate as a zero register argument. */
167 ct->ct |= TCG_CT_CONST_ZERO;
168 break;
169 default:
170 return NULL;
171 }
172 return ct_str;
173}
174
175/* test if a constant matches the constraint */
176static int tcg_target_const_match(tcg_target_long val, TCGType type,
177 const TCGArgConstraint *arg_ct)
178{
179 int ct = arg_ct->ct;
180 if (ct & TCG_CT_CONST) {
181 return 1;
182 }
183 if ((ct & TCG_CT_CONST_ZERO) && val == 0) {
184 return 1;
185 }
186 if ((ct & TCG_CT_CONST_S12) && val == sextreg(val, 0, 12)) {
187 return 1;
188 }
189 if ((ct & TCG_CT_CONST_N12) && -val == sextreg(-val, 0, 12)) {
190 return 1;
191 }
192 if ((ct & TCG_CT_CONST_M12) && val >= -0xfff && val <= 0xfff) {
193 return 1;
194 }
195 return 0;
196}
197
198/*
199 * RISC-V Base ISA opcodes (IM)
200 */
201
202typedef enum {
203 OPC_ADD = 0x33,
204 OPC_ADDI = 0x13,
205 OPC_AND = 0x7033,
206 OPC_ANDI = 0x7013,
207 OPC_AUIPC = 0x17,
208 OPC_BEQ = 0x63,
209 OPC_BGE = 0x5063,
210 OPC_BGEU = 0x7063,
211 OPC_BLT = 0x4063,
212 OPC_BLTU = 0x6063,
213 OPC_BNE = 0x1063,
214 OPC_DIV = 0x2004033,
215 OPC_DIVU = 0x2005033,
216 OPC_JAL = 0x6f,
217 OPC_JALR = 0x67,
218 OPC_LB = 0x3,
219 OPC_LBU = 0x4003,
220 OPC_LD = 0x3003,
221 OPC_LH = 0x1003,
222 OPC_LHU = 0x5003,
223 OPC_LUI = 0x37,
224 OPC_LW = 0x2003,
225 OPC_LWU = 0x6003,
226 OPC_MUL = 0x2000033,
227 OPC_MULH = 0x2001033,
228 OPC_MULHSU = 0x2002033,
229 OPC_MULHU = 0x2003033,
230 OPC_OR = 0x6033,
231 OPC_ORI = 0x6013,
232 OPC_REM = 0x2006033,
233 OPC_REMU = 0x2007033,
234 OPC_SB = 0x23,
235 OPC_SD = 0x3023,
236 OPC_SH = 0x1023,
237 OPC_SLL = 0x1033,
238 OPC_SLLI = 0x1013,
239 OPC_SLT = 0x2033,
240 OPC_SLTI = 0x2013,
241 OPC_SLTIU = 0x3013,
242 OPC_SLTU = 0x3033,
243 OPC_SRA = 0x40005033,
244 OPC_SRAI = 0x40005013,
245 OPC_SRL = 0x5033,
246 OPC_SRLI = 0x5013,
247 OPC_SUB = 0x40000033,
248 OPC_SW = 0x2023,
249 OPC_XOR = 0x4033,
250 OPC_XORI = 0x4013,
251
252#if TCG_TARGET_REG_BITS == 64
253 OPC_ADDIW = 0x1b,
254 OPC_ADDW = 0x3b,
255 OPC_DIVUW = 0x200503b,
256 OPC_DIVW = 0x200403b,
257 OPC_MULW = 0x200003b,
258 OPC_REMUW = 0x200703b,
259 OPC_REMW = 0x200603b,
260 OPC_SLLIW = 0x101b,
261 OPC_SLLW = 0x103b,
262 OPC_SRAIW = 0x4000501b,
263 OPC_SRAW = 0x4000503b,
264 OPC_SRLIW = 0x501b,
265 OPC_SRLW = 0x503b,
266 OPC_SUBW = 0x4000003b,
267#else
268 /* Simplify code throughout by defining aliases for RV32. */
269 OPC_ADDIW = OPC_ADDI,
270 OPC_ADDW = OPC_ADD,
271 OPC_DIVUW = OPC_DIVU,
272 OPC_DIVW = OPC_DIV,
273 OPC_MULW = OPC_MUL,
274 OPC_REMUW = OPC_REMU,
275 OPC_REMW = OPC_REM,
276 OPC_SLLIW = OPC_SLLI,
277 OPC_SLLW = OPC_SLL,
278 OPC_SRAIW = OPC_SRAI,
279 OPC_SRAW = OPC_SRA,
280 OPC_SRLIW = OPC_SRLI,
281 OPC_SRLW = OPC_SRL,
282 OPC_SUBW = OPC_SUB,
283#endif
284
285 OPC_FENCE = 0x0000000f,
286} RISCVInsn;
54a9ce0f
AF		 287
288/*
289 * RISC-V immediate and instruction encoders (excludes 16-bit RVC)
290 */
291
292/* Type-R */
293
294static int32_t encode_r(RISCVInsn opc, TCGReg rd, TCGReg rs1, TCGReg rs2)
295{
296 return opc | (rd & 0x1f) << 7 | (rs1 & 0x1f) << 15 | (rs2 & 0x1f) << 20;
297}
298
299/* Type-I */
300
301static int32_t encode_imm12(uint32_t imm)
302{
303 return (imm & 0xfff) << 20;
304}
305
306static int32_t encode_i(RISCVInsn opc, TCGReg rd, TCGReg rs1, uint32_t imm)
307{
308 return opc | (rd & 0x1f) << 7 | (rs1 & 0x1f) << 15 | encode_imm12(imm);
309}
310
311/* Type-S */
312
313static int32_t encode_simm12(uint32_t imm)
314{
315 int32_t ret = 0;
316
317 ret |= (imm & 0xFE0) << 20;
318 ret |= (imm & 0x1F) << 7;
319
320 return ret;
321}
322
323static int32_t encode_s(RISCVInsn opc, TCGReg rs1, TCGReg rs2, uint32_t imm)
324{
325 return opc | (rs1 & 0x1f) << 15 | (rs2 & 0x1f) << 20 | encode_simm12(imm);
326}
327
328/* Type-SB */
329
330static int32_t encode_sbimm12(uint32_t imm)
331{
332 int32_t ret = 0;
333
334 ret |= (imm & 0x1000) << 19;
335 ret |= (imm & 0x7e0) << 20;
336 ret |= (imm & 0x1e) << 7;
337 ret |= (imm & 0x800) >> 4;
338
339 return ret;
340}
341
342static int32_t encode_sb(RISCVInsn opc, TCGReg rs1, TCGReg rs2, uint32_t imm)
343{
344 return opc | (rs1 & 0x1f) << 15 | (rs2 & 0x1f) << 20 | encode_sbimm12(imm);
345}
346
347/* Type-U */
348
349static int32_t encode_uimm20(uint32_t imm)
350{
351 return imm & 0xfffff000;
352}
353
354static int32_t encode_u(RISCVInsn opc, TCGReg rd, uint32_t imm)
355{
356 return opc | (rd & 0x1f) << 7 | encode_uimm20(imm);
357}
358
359/* Type-UJ */
360
361static int32_t encode_ujimm20(uint32_t imm)
362{
363 int32_t ret = 0;
364
365 ret |= (imm & 0x0007fe) << (21 - 1);
366 ret |= (imm & 0x000800) << (20 - 11);
367 ret |= (imm & 0x0ff000) << (12 - 12);
368 ret |= (imm & 0x100000) << (31 - 20);
369
370 return ret;
371}
372
373static int32_t encode_uj(RISCVInsn opc, TCGReg rd, uint32_t imm)
374{
375 return opc | (rd & 0x1f) << 7 | encode_ujimm20(imm);
376}
bedf14e3
AF		 377
378/*
379 * RISC-V instruction emitters
380 */
381
382static void tcg_out_opc_reg(TCGContext *s, RISCVInsn opc,
383 TCGReg rd, TCGReg rs1, TCGReg rs2)
384{
385 tcg_out32(s, encode_r(opc, rd, rs1, rs2));
386}
387
388static void tcg_out_opc_imm(TCGContext *s, RISCVInsn opc,
389 TCGReg rd, TCGReg rs1, TCGArg imm)
390{
391 tcg_out32(s, encode_i(opc, rd, rs1, imm));
392}
393
394static void tcg_out_opc_store(TCGContext *s, RISCVInsn opc,
395 TCGReg rs1, TCGReg rs2, uint32_t imm)
396{
397 tcg_out32(s, encode_s(opc, rs1, rs2, imm));
398}
399
400static void tcg_out_opc_branch(TCGContext *s, RISCVInsn opc,
401 TCGReg rs1, TCGReg rs2, uint32_t imm)
402{
403 tcg_out32(s, encode_sb(opc, rs1, rs2, imm));
404}
405
406static void tcg_out_opc_upper(TCGContext *s, RISCVInsn opc,
407 TCGReg rd, uint32_t imm)
408{
409 tcg_out32(s, encode_u(opc, rd, imm));
410}
411
412static void tcg_out_opc_jump(TCGContext *s, RISCVInsn opc,
413 TCGReg rd, uint32_t imm)
414{
415 tcg_out32(s, encode_uj(opc, rd, imm));
416}
417
418static void tcg_out_nop_fill(tcg_insn_unit *p, int count)
419{
420 int i;
421 for (i = 0; i < count; ++i) {
422 p[i] = encode_i(OPC_ADDI, TCG_REG_ZERO, TCG_REG_ZERO, 0);
423 }
424}
dfa8e74f
AF		 425
426/*
427 * Relocations
428 */
429
430static bool reloc_sbimm12(tcg_insn_unit *code_ptr, tcg_insn_unit *target)
431{
432 intptr_t offset = (intptr_t)target - (intptr_t)code_ptr;
433
434 if (offset == sextreg(offset, 1, 12) << 1) {
435 code_ptr[0] |= encode_sbimm12(offset);
436 return true;
437 }
438
439 return false;
440}
441
442static bool reloc_jimm20(tcg_insn_unit *code_ptr, tcg_insn_unit *target)
443{
444 intptr_t offset = (intptr_t)target - (intptr_t)code_ptr;
445
446 if (offset == sextreg(offset, 1, 20) << 1) {
447 code_ptr[0] |= encode_ujimm20(offset);
448 return true;
449 }
450
451 return false;
452}
453
454static bool reloc_call(tcg_insn_unit *code_ptr, tcg_insn_unit *target)
455{
456 intptr_t offset = (intptr_t)target - (intptr_t)code_ptr;
457 int32_t lo = sextreg(offset, 0, 12);
458 int32_t hi = offset - lo;
459
460 if (offset == hi + lo) {
461 code_ptr[0] |= encode_uimm20(hi);
462 code_ptr[1] |= encode_imm12(lo);
463 return true;
464 }
465
466 return false;
467}
468
469static bool patch_reloc(tcg_insn_unit *code_ptr, int type,
470 intptr_t value, intptr_t addend)
471{
472 uint32_t insn = *code_ptr;
473 intptr_t diff;
474 bool short_jmp;
475
476 tcg_debug_assert(addend == 0);
477
478 switch (type) {
479 case R_RISCV_BRANCH:
480 diff = value - (uintptr_t)code_ptr;
481 short_jmp = diff == sextreg(diff, 0, 12);
482 if (short_jmp) {
483 return reloc_sbimm12(code_ptr, (tcg_insn_unit *)value);
484 } else {
485 /* Invert the condition */
486 insn = insn ^ (1 << 12);
487 /* Clear the offset */
488 insn &= 0x01fff07f;
489 /* Set the offset to the PC + 8 */
490 insn |= encode_sbimm12(8);
491
492 /* Move forward */
493 code_ptr[0] = insn;
494
495 /* Overwrite the NOP with jal x0,value */
496 diff = value - (uintptr_t)(code_ptr + 1);
497 insn = encode_uj(OPC_JAL, TCG_REG_ZERO, diff);
498 code_ptr[1] = insn;
499
500 return true;
501 }
502 break;
503 case R_RISCV_JAL:
504 return reloc_jimm20(code_ptr, (tcg_insn_unit *)value);
505 break;
506 case R_RISCV_CALL:
507 return reloc_call(code_ptr, (tcg_insn_unit *)value);
508 break;
509 default:
510 tcg_abort();
511 }
512}
6cd2eda3
AF		 513
514/*
515 * TCG intrinsics
516 */
517
518static void tcg_out_mov(TCGContext *s, TCGType type, TCGReg ret, TCGReg arg)
519{
520 if (ret == arg) {
521 return;
522 }
523 switch (type) {
524 case TCG_TYPE_I32:
525 case TCG_TYPE_I64:
526 tcg_out_opc_imm(s, OPC_ADDI, ret, arg, 0);
527 break;
528 default:
529 g_assert_not_reached();
530 }
531}
532
533static void tcg_out_movi(TCGContext *s, TCGType type, TCGReg rd,
534 tcg_target_long val)
535{
536 tcg_target_long lo, hi, tmp;
537 int shift, ret;
538
539 if (TCG_TARGET_REG_BITS == 64 && type == TCG_TYPE_I32) {
540 val = (int32_t)val;
541 }
542
543 lo = sextreg(val, 0, 12);
544 if (val == lo) {
545 tcg_out_opc_imm(s, OPC_ADDI, rd, TCG_REG_ZERO, lo);
546 return;
547 }
548
549 hi = val - lo;
550 if (TCG_TARGET_REG_BITS == 32 || val == (int32_t)val) {
551 tcg_out_opc_upper(s, OPC_LUI, rd, hi);
552 if (lo != 0) {
553 tcg_out_opc_imm(s, OPC_ADDIW, rd, rd, lo);
554 }
555 return;
556 }
557
558 /* We can only be here if TCG_TARGET_REG_BITS != 32 */
559 tmp = tcg_pcrel_diff(s, (void *)val);
560 if (tmp == (int32_t)tmp) {
561 tcg_out_opc_upper(s, OPC_AUIPC, rd, 0);
562 tcg_out_opc_imm(s, OPC_ADDI, rd, rd, 0);
563 ret = reloc_call(s->code_ptr - 2, (tcg_insn_unit *)val);
564 tcg_debug_assert(ret == true);
565 return;
566 }
567
568 /* Look for a single 20-bit section. */
569 shift = ctz64(val);
570 tmp = val >> shift;
571 if (tmp == sextreg(tmp, 0, 20)) {
572 tcg_out_opc_upper(s, OPC_LUI, rd, tmp << 12);
573 if (shift > 12) {
574 tcg_out_opc_imm(s, OPC_SLLI, rd, rd, shift - 12);
575 } else {
576 tcg_out_opc_imm(s, OPC_SRAI, rd, rd, 12 - shift);
577 }
578 return;
579 }
580
581 /* Look for a few high zero bits, with lots of bits set in the middle. */
582 shift = clz64(val);
583 tmp = val << shift;
584 if (tmp == sextreg(tmp, 12, 20) << 12) {
585 tcg_out_opc_upper(s, OPC_LUI, rd, tmp);
586 tcg_out_opc_imm(s, OPC_SRLI, rd, rd, shift);
587 return;
588 } else if (tmp == sextreg(tmp, 0, 12)) {
589 tcg_out_opc_imm(s, OPC_ADDI, rd, TCG_REG_ZERO, tmp);
590 tcg_out_opc_imm(s, OPC_SRLI, rd, rd, shift);
591 return;
592 }
593
594 /* Drop into the constant pool. */
595 new_pool_label(s, val, R_RISCV_CALL, s->code_ptr, 0);
596 tcg_out_opc_upper(s, OPC_AUIPC, rd, 0);
597 tcg_out_opc_imm(s, OPC_LD, rd, rd, 0);
598}
27fd6414
AF		 599
600static void tcg_out_ext8u(TCGContext *s, TCGReg ret, TCGReg arg)
601{
602 tcg_out_opc_imm(s, OPC_ANDI, ret, arg, 0xff);
603}
604
605static void tcg_out_ext16u(TCGContext *s, TCGReg ret, TCGReg arg)
606{
607 tcg_out_opc_imm(s, OPC_SLLIW, ret, arg, 16);
608 tcg_out_opc_imm(s, OPC_SRLIW, ret, ret, 16);
609}
610
611static void tcg_out_ext32u(TCGContext *s, TCGReg ret, TCGReg arg)
612{
613 tcg_out_opc_imm(s, OPC_SLLI, ret, arg, 32);
614 tcg_out_opc_imm(s, OPC_SRLI, ret, ret, 32);
615}
616
617static void tcg_out_ext8s(TCGContext *s, TCGReg ret, TCGReg arg)
618{
619 tcg_out_opc_imm(s, OPC_SLLIW, ret, arg, 24);
620 tcg_out_opc_imm(s, OPC_SRAIW, ret, ret, 24);
621}
622
623static void tcg_out_ext16s(TCGContext *s, TCGReg ret, TCGReg arg)
624{
625 tcg_out_opc_imm(s, OPC_SLLIW, ret, arg, 16);
626 tcg_out_opc_imm(s, OPC_SRAIW, ret, ret, 16);
627}
628
629static void tcg_out_ext32s(TCGContext *s, TCGReg ret, TCGReg arg)
630{
631 tcg_out_opc_imm(s, OPC_ADDIW, ret, arg, 0);
632}
61535d49
AF		 633
634static void tcg_out_ldst(TCGContext *s, RISCVInsn opc, TCGReg data,
635 TCGReg addr, intptr_t offset)
636{
637 intptr_t imm12 = sextreg(offset, 0, 12);
638
639 if (offset != imm12) {
640 intptr_t diff = offset - (uintptr_t)s->code_ptr;
641
642 if (addr == TCG_REG_ZERO && diff == (int32_t)diff) {
643 imm12 = sextreg(diff, 0, 12);
644 tcg_out_opc_upper(s, OPC_AUIPC, TCG_REG_TMP2, diff - imm12);
645 } else {
646 tcg_out_movi(s, TCG_TYPE_PTR, TCG_REG_TMP2, offset - imm12);
647 if (addr != TCG_REG_ZERO) {
648 tcg_out_opc_reg(s, OPC_ADD, TCG_REG_TMP2, TCG_REG_TMP2, addr);
649 }
650 }
651 addr = TCG_REG_TMP2;
652 }
653
654 switch (opc) {
655 case OPC_SB:
656 case OPC_SH:
657 case OPC_SW:
658 case OPC_SD:
659 tcg_out_opc_store(s, opc, addr, data, imm12);
660 break;
661 case OPC_LB:
662 case OPC_LBU:
663 case OPC_LH:
664 case OPC_LHU:
665 case OPC_LW:
666 case OPC_LWU:
667 case OPC_LD:
668 tcg_out_opc_imm(s, opc, data, addr, imm12);
669 break;
670 default:
671 g_assert_not_reached();
672 }
673}
674
675static void tcg_out_ld(TCGContext *s, TCGType type, TCGReg arg,
676 TCGReg arg1, intptr_t arg2)
677{
678 bool is32bit = (TCG_TARGET_REG_BITS == 32 || type == TCG_TYPE_I32);
679 tcg_out_ldst(s, is32bit ? OPC_LW : OPC_LD, arg, arg1, arg2);
680}
681
682static void tcg_out_st(TCGContext *s, TCGType type, TCGReg arg,
683 TCGReg arg1, intptr_t arg2)
684{
685 bool is32bit = (TCG_TARGET_REG_BITS == 32 || type == TCG_TYPE_I32);
686 tcg_out_ldst(s, is32bit ? OPC_SW : OPC_SD, arg, arg1, arg2);
687}
688
689static bool tcg_out_sti(TCGContext *s, TCGType type, TCGArg val,
690 TCGReg base, intptr_t ofs)
691{
692 if (val == 0) {
693 tcg_out_st(s, type, TCG_REG_ZERO, base, ofs);
694 return true;
695 }
696 return false;
697}
28ca738e
AF		 698
699static void tcg_out_addsub2(TCGContext *s,
700 TCGReg rl, TCGReg rh,
701 TCGReg al, TCGReg ah,
702 TCGArg bl, TCGArg bh,
703 bool cbl, bool cbh, bool is_sub, bool is32bit)
704{
705 const RISCVInsn opc_add = is32bit ? OPC_ADDW : OPC_ADD;
706 const RISCVInsn opc_addi = is32bit ? OPC_ADDIW : OPC_ADDI;
707 const RISCVInsn opc_sub = is32bit ? OPC_SUBW : OPC_SUB;
708 TCGReg th = TCG_REG_TMP1;
709
710 /* If we have a negative constant such that negating it would
711 make the high part zero, we can (usually) eliminate one insn. */
712 if (cbl && cbh && bh == -1 && bl != 0) {
713 bl = -bl;
714 bh = 0;
715 is_sub = !is_sub;
716 }
717
718 /* By operating on the high part first, we get to use the final
719 carry operation to move back from the temporary. */
720 if (!cbh) {
721 tcg_out_opc_reg(s, (is_sub ? opc_sub : opc_add), th, ah, bh);
722 } else if (bh != 0 || ah == rl) {
723 tcg_out_opc_imm(s, opc_addi, th, ah, (is_sub ? -bh : bh));
724 } else {
725 th = ah;
726 }
727
728 /* Note that tcg optimization should eliminate the bl == 0 case. */
729 if (is_sub) {
730 if (cbl) {
731 tcg_out_opc_imm(s, OPC_SLTIU, TCG_REG_TMP0, al, bl);
732 tcg_out_opc_imm(s, opc_addi, rl, al, -bl);
733 } else {
734 tcg_out_opc_reg(s, OPC_SLTU, TCG_REG_TMP0, al, bl);
735 tcg_out_opc_reg(s, opc_sub, rl, al, bl);
736 }
737 tcg_out_opc_reg(s, opc_sub, rh, th, TCG_REG_TMP0);
738 } else {
739 if (cbl) {
740 tcg_out_opc_imm(s, opc_addi, rl, al, bl);
741 tcg_out_opc_imm(s, OPC_SLTIU, TCG_REG_TMP0, rl, bl);
742 } else if (rl == al && rl == bl) {
743 tcg_out_opc_imm(s, OPC_SLTI, TCG_REG_TMP0, al, 0);
744 tcg_out_opc_reg(s, opc_addi, rl, al, bl);
745 } else {
746 tcg_out_opc_reg(s, opc_add, rl, al, bl);
747 tcg_out_opc_reg(s, OPC_SLTU, TCG_REG_TMP0,
748 rl, (rl == bl ? al : bl));
749 }
750 tcg_out_opc_reg(s, opc_add, rh, th, TCG_REG_TMP0);
751 }
752}
15840069
AF		 753
754static const struct {
755 RISCVInsn op;
756 bool swap;
757} tcg_brcond_to_riscv[] = {
758 [TCG_COND_EQ] = { OPC_BEQ, false },
759 [TCG_COND_NE] = { OPC_BNE, false },
760 [TCG_COND_LT] = { OPC_BLT, false },
761 [TCG_COND_GE] = { OPC_BGE, false },
762 [TCG_COND_LE] = { OPC_BGE, true },
763 [TCG_COND_GT] = { OPC_BLT, true },
764 [TCG_COND_LTU] = { OPC_BLTU, false },
765 [TCG_COND_GEU] = { OPC_BGEU, false },
766 [TCG_COND_LEU] = { OPC_BGEU, true },
767 [TCG_COND_GTU] = { OPC_BLTU, true }
768};
769
770static void tcg_out_brcond(TCGContext *s, TCGCond cond, TCGReg arg1,
771 TCGReg arg2, TCGLabel *l)
772{
773 RISCVInsn op = tcg_brcond_to_riscv[cond].op;
774
775 tcg_debug_assert(op != 0);
776
777 if (tcg_brcond_to_riscv[cond].swap) {
778 TCGReg t = arg1;
779 arg1 = arg2;
780 arg2 = t;
781 }
782
783 if (l->has_value) {
784 intptr_t diff = tcg_pcrel_diff(s, l->u.value_ptr);
785 if (diff == sextreg(diff, 0, 12)) {
786 tcg_out_opc_branch(s, op, arg1, arg2, diff);
787 } else {
788 /* Invert the conditional branch. */
789 tcg_out_opc_branch(s, op ^ (1 << 12), arg1, arg2, 8);
790 tcg_out_opc_jump(s, OPC_JAL, TCG_REG_ZERO, diff - 4);
791 }
792 } else {
793 tcg_out_reloc(s, s->code_ptr, R_RISCV_BRANCH, l, 0);
794 tcg_out_opc_branch(s, op, arg1, arg2, 0);
795 /* NOP to allow patching later */
796 tcg_out_opc_imm(s, OPC_ADDI, TCG_REG_ZERO, TCG_REG_ZERO, 0);
797 }
798}
799
800static void tcg_out_setcond(TCGContext *s, TCGCond cond, TCGReg ret,
801 TCGReg arg1, TCGReg arg2)
802{
803 switch (cond) {
804 case TCG_COND_EQ:
805 tcg_out_opc_reg(s, OPC_SUB, ret, arg1, arg2);
806 tcg_out_opc_imm(s, OPC_SLTIU, ret, ret, 1);
807 break;
808 case TCG_COND_NE:
809 tcg_out_opc_reg(s, OPC_SUB, ret, arg1, arg2);
810 tcg_out_opc_reg(s, OPC_SLTU, ret, TCG_REG_ZERO, ret);
811 break;
812 case TCG_COND_LT:
813 tcg_out_opc_reg(s, OPC_SLT, ret, arg1, arg2);
814 break;
815 case TCG_COND_GE:
816 tcg_out_opc_reg(s, OPC_SLT, ret, arg1, arg2);
817 tcg_out_opc_imm(s, OPC_XORI, ret, ret, 1);
818 break;
819 case TCG_COND_LE:
820 tcg_out_opc_reg(s, OPC_SLT, ret, arg2, arg1);
821 tcg_out_opc_imm(s, OPC_XORI, ret, ret, 1);
822 break;
823 case TCG_COND_GT:
824 tcg_out_opc_reg(s, OPC_SLT, ret, arg2, arg1);
825 break;
826 case TCG_COND_LTU:
827 tcg_out_opc_reg(s, OPC_SLTU, ret, arg1, arg2);
828 break;
829 case TCG_COND_GEU:
830 tcg_out_opc_reg(s, OPC_SLTU, ret, arg1, arg2);
831 tcg_out_opc_imm(s, OPC_XORI, ret, ret, 1);
832 break;
833 case TCG_COND_LEU:
834 tcg_out_opc_reg(s, OPC_SLTU, ret, arg2, arg1);
835 tcg_out_opc_imm(s, OPC_XORI, ret, ret, 1);
836 break;
837 case TCG_COND_GTU:
838 tcg_out_opc_reg(s, OPC_SLTU, ret, arg2, arg1);
839 break;
840 default:
841 g_assert_not_reached();
842 break;
843 }
844}
845
846static void tcg_out_brcond2(TCGContext *s, TCGCond cond, TCGReg al, TCGReg ah,
847 TCGReg bl, TCGReg bh, TCGLabel *l)
848{
849 /* todo */
850 g_assert_not_reached();
851}
852
853static void tcg_out_setcond2(TCGContext *s, TCGCond cond, TCGReg ret,
854 TCGReg al, TCGReg ah, TCGReg bl, TCGReg bh)
855{
856 /* todo */
857 g_assert_not_reached();
858}
859
860static inline void tcg_out_goto(TCGContext *s, tcg_insn_unit *target)
861{
862 ptrdiff_t offset = tcg_pcrel_diff(s, target);
863 tcg_debug_assert(offset == sextreg(offset, 1, 20) << 1);
864 tcg_out_opc_jump(s, OPC_JAL, TCG_REG_ZERO, offset);
865}
866
867static void tcg_out_call_int(TCGContext *s, tcg_insn_unit *arg, bool tail)
868{
869 TCGReg link = tail ? TCG_REG_ZERO : TCG_REG_RA;
870 ptrdiff_t offset = tcg_pcrel_diff(s, arg);
871 int ret;
872
873 if (offset == sextreg(offset, 1, 20) << 1) {
874 /* short jump: -2097150 to 2097152 */
875 tcg_out_opc_jump(s, OPC_JAL, link, offset);
876 } else if (TCG_TARGET_REG_BITS == 32 ||
877 offset == sextreg(offset, 1, 31) << 1) {
878 /* long jump: -2147483646 to 2147483648 */
879 tcg_out_opc_upper(s, OPC_AUIPC, TCG_REG_TMP0, 0);
880 tcg_out_opc_imm(s, OPC_JALR, link, TCG_REG_TMP0, 0);
881 ret = reloc_call(s->code_ptr - 2, arg);\
882 tcg_debug_assert(ret == true);
883 } else if (TCG_TARGET_REG_BITS == 64) {
884 /* far jump: 64-bit */
885 tcg_target_long imm = sextreg((tcg_target_long)arg, 0, 12);
886 tcg_target_long base = (tcg_target_long)arg - imm;
887 tcg_out_movi(s, TCG_TYPE_PTR, TCG_REG_TMP0, base);
888 tcg_out_opc_imm(s, OPC_JALR, link, TCG_REG_TMP0, imm);
889 } else {
890 g_assert_not_reached();
891 }
892}
893
894static void tcg_out_call(TCGContext *s, tcg_insn_unit *arg)
895{
896 tcg_out_call_int(s, arg, false);
897}
efbea94c
AF		 898
899static void tcg_out_mb(TCGContext *s, TCGArg a0)
900{
901 tcg_insn_unit insn = OPC_FENCE;
902
903 if (a0 & TCG_MO_LD_LD) {
904 insn |= 0x02200000;
905 }
906 if (a0 & TCG_MO_ST_LD) {
907 insn |= 0x01200000;
908 }
909 if (a0 & TCG_MO_LD_ST) {
910 insn |= 0x02100000;
911 }
912 if (a0 & TCG_MO_ST_ST) {
913 insn |= 0x02200000;
914 }
915 tcg_out32(s, insn);
916}
917
918/*
919 * Load/store and TLB
920 */
921
922#if defined(CONFIG_SOFTMMU)
923#include "tcg-ldst.inc.c"
924
925/* helper signature: helper_ret_ld_mmu(CPUState *env, target_ulong addr,
926 * TCGMemOpIdx oi, uintptr_t ra)
927 */
928static void * const qemu_ld_helpers[16] = {
929 [MO_UB] = helper_ret_ldub_mmu,
930 [MO_SB] = helper_ret_ldsb_mmu,
931 [MO_LEUW] = helper_le_lduw_mmu,
932 [MO_LESW] = helper_le_ldsw_mmu,
933 [MO_LEUL] = helper_le_ldul_mmu,
934#if TCG_TARGET_REG_BITS == 64
935 [MO_LESL] = helper_le_ldsl_mmu,
936#endif
937 [MO_LEQ] = helper_le_ldq_mmu,
938 [MO_BEUW] = helper_be_lduw_mmu,
939 [MO_BESW] = helper_be_ldsw_mmu,
940 [MO_BEUL] = helper_be_ldul_mmu,
941#if TCG_TARGET_REG_BITS == 64
942 [MO_BESL] = helper_be_ldsl_mmu,
943#endif
944 [MO_BEQ] = helper_be_ldq_mmu,
945};
946
947/* helper signature: helper_ret_st_mmu(CPUState *env, target_ulong addr,
948 * uintxx_t val, TCGMemOpIdx oi,
949 * uintptr_t ra)
950 */
951static void * const qemu_st_helpers[16] = {
952 [MO_UB] = helper_ret_stb_mmu,
953 [MO_LEUW] = helper_le_stw_mmu,
954 [MO_LEUL] = helper_le_stl_mmu,
955 [MO_LEQ] = helper_le_stq_mmu,
956 [MO_BEUW] = helper_be_stw_mmu,
957 [MO_BEUL] = helper_be_stl_mmu,
958 [MO_BEQ] = helper_be_stq_mmu,
959};
960
41b70f22
RH		 961/* We don't support oversize guests */
962QEMU_BUILD_BUG_ON(TCG_TARGET_REG_BITS < TARGET_LONG_BITS);
963
964/* We expect tlb_mask to be before tlb_table. */
965QEMU_BUILD_BUG_ON(offsetof(CPUArchState, tlb_table) <
966 offsetof(CPUArchState, tlb_mask));
967
968/* We expect tlb_mask to be "near" tlb_table. */
969QEMU_BUILD_BUG_ON(offsetof(CPUArchState, tlb_table) -
970 offsetof(CPUArchState, tlb_mask) >= 0x800);
971
efbea94c
AF		 972static void tcg_out_tlb_load(TCGContext *s, TCGReg addrl,
973 TCGReg addrh, TCGMemOpIdx oi,
974 tcg_insn_unit **label_ptr, bool is_load)
975{
976 TCGMemOp opc = get_memop(oi);
977 unsigned s_bits = opc & MO_SIZE;
978 unsigned a_bits = get_alignment_bits(opc);
41b70f22 979 tcg_target_long compare_mask;
efbea94c 980 int mem_index = get_mmuidx(oi);
41b70f22
RH		 981 int mask_off, table_off;
982 TCGReg mask_base = TCG_AREG0, table_base = TCG_AREG0;
983
984 mask_off = offsetof(CPUArchState, tlb_mask[mem_index]);
985 table_off = offsetof(CPUArchState, tlb_table[mem_index]);
986 if (table_off > 0x7ff) {
987 int mask_hi = mask_off - sextreg(mask_off, 0, 12);
988 int table_hi = table_off - sextreg(table_off, 0, 12);
989
990 if (likely(mask_hi == table_hi)) {
991 mask_base = table_base = TCG_REG_TMP1;
992 tcg_out_opc_upper(s, OPC_LUI, mask_base, mask_hi);
993 tcg_out_opc_reg(s, OPC_ADD, mask_base, mask_base, TCG_AREG0);
994 mask_off -= mask_hi;
995 table_off -= mask_hi;
efbea94c 996 } else {
41b70f22
RH		 997 mask_base = TCG_REG_TMP0;
998 table_base = TCG_REG_TMP1;
999 tcg_out_opc_upper(s, OPC_LUI, mask_base, mask_hi);
1000 tcg_out_opc_reg(s, OPC_ADD, mask_base, mask_base, TCG_AREG0);
1001 table_off -= mask_off;
1002 mask_off -= mask_hi;
1003 tcg_out_opc_imm(s, OPC_ADDI, table_base, mask_base, mask_off);
efbea94c 1004 }
efbea94c
AF		 1005 }
1006
41b70f22
RH		 1007 tcg_out_ld(s, TCG_TYPE_PTR, TCG_REG_TMP0, mask_base, mask_off);
1008 tcg_out_ld(s, TCG_TYPE_PTR, TCG_REG_TMP1, table_base, table_off);
efbea94c 1009
41b70f22
RH		 1010 tcg_out_opc_imm(s, OPC_SRLI, TCG_REG_TMP2, addrl,
1011 TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS);
1012 tcg_out_opc_reg(s, OPC_AND, TCG_REG_TMP2, TCG_REG_TMP2, TCG_REG_TMP0);
1013 tcg_out_opc_reg(s, OPC_ADD, TCG_REG_TMP2, TCG_REG_TMP2, TCG_REG_TMP1);
efbea94c
AF		 1014
1015 /* Load the tlb comparator and the addend. */
41b70f22
RH		 1016 tcg_out_ld(s, TCG_TYPE_TL, TCG_REG_TMP0, TCG_REG_TMP2,
1017 is_load ? offsetof(CPUTLBEntry, addr_read)
1018 : offsetof(CPUTLBEntry, addr_write));
1019 tcg_out_ld(s, TCG_TYPE_PTR, TCG_REG_TMP2, TCG_REG_TMP2,
1020 offsetof(CPUTLBEntry, addend));
efbea94c 1021
41b70f22
RH		 1022 /* We don't support unaligned accesses. */
1023 if (a_bits < s_bits) {
1024 a_bits = s_bits;
1025 }
efbea94c 1026 /* Clear the non-page, non-alignment bits from the address. */
41b70f22
RH		 1027 compare_mask = (tcg_target_long)TARGET_PAGE_MASK | ((1 << a_bits) - 1);
1028 if (compare_mask == sextreg(compare_mask, 0, 12)) {
1029 tcg_out_opc_imm(s, OPC_ANDI, TCG_REG_TMP1, addrl, compare_mask);
efbea94c 1030 } else {
41b70f22 1031 tcg_out_movi(s, TCG_TYPE_TL, TCG_REG_TMP1, compare_mask);
efbea94c 1032 tcg_out_opc_reg(s, OPC_AND, TCG_REG_TMP1, TCG_REG_TMP1, addrl);
41b70f22 1033 }
efbea94c
AF		 1034
1035 /* Compare masked address with the TLB entry. */
1036 label_ptr[0] = s->code_ptr;
1037 tcg_out_opc_branch(s, OPC_BNE, TCG_REG_TMP0, TCG_REG_TMP1, 0);
1038 /* NOP to allow patching later */
1039 tcg_out_opc_imm(s, OPC_ADDI, TCG_REG_ZERO, TCG_REG_ZERO, 0);
efbea94c
AF		 1040
1041 /* TLB Hit - translate address using addend. */
1042 if (TCG_TARGET_REG_BITS > TARGET_LONG_BITS) {
1043 tcg_out_ext32u(s, TCG_REG_TMP0, addrl);
1044 addrl = TCG_REG_TMP0;
1045 }
1046 tcg_out_opc_reg(s, OPC_ADD, TCG_REG_TMP0, TCG_REG_TMP2, addrl);
1047}
1048
1049static void add_qemu_ldst_label(TCGContext *s, int is_ld, TCGMemOpIdx oi,
1050 TCGType ext,
1051 TCGReg datalo, TCGReg datahi,
1052 TCGReg addrlo, TCGReg addrhi,
1053 void *raddr, tcg_insn_unit **label_ptr)
1054{
1055 TCGLabelQemuLdst *label = new_ldst_label(s);
1056
1057 label->is_ld = is_ld;
1058 label->oi = oi;
1059 label->type = ext;
1060 label->datalo_reg = datalo;
1061 label->datahi_reg = datahi;
1062 label->addrlo_reg = addrlo;
1063 label->addrhi_reg = addrhi;
1064 label->raddr = raddr;
1065 label->label_ptr[0] = label_ptr[0];
1066}
1067
1068static void tcg_out_qemu_ld_slow_path(TCGContext *s, TCGLabelQemuLdst *l)
1069{
1070 TCGMemOpIdx oi = l->oi;
1071 TCGMemOp opc = get_memop(oi);
1072 TCGReg a0 = tcg_target_call_iarg_regs[0];
1073 TCGReg a1 = tcg_target_call_iarg_regs[1];
1074 TCGReg a2 = tcg_target_call_iarg_regs[2];
1075 TCGReg a3 = tcg_target_call_iarg_regs[3];
1076
1077 /* We don't support oversize guests */
1078 if (TCG_TARGET_REG_BITS < TARGET_LONG_BITS) {
1079 g_assert_not_reached();
1080 }
1081
1082 /* resolve label address */
1083 patch_reloc(l->label_ptr[0], R_RISCV_BRANCH, (intptr_t) s->code_ptr, 0);
1084
1085 /* call load helper */
1086 tcg_out_mov(s, TCG_TYPE_PTR, a0, TCG_AREG0);
1087 tcg_out_mov(s, TCG_TYPE_PTR, a1, l->addrlo_reg);
1088 tcg_out_movi(s, TCG_TYPE_PTR, a2, oi);
1089 tcg_out_movi(s, TCG_TYPE_PTR, a3, (tcg_target_long)l->raddr);
1090
1091 tcg_out_call(s, qemu_ld_helpers[opc & (MO_BSWAP | MO_SSIZE)]);
1092 tcg_out_mov(s, (opc & MO_SIZE) == MO_64, l->datalo_reg, a0);
1093
1094 tcg_out_goto(s, l->raddr);
1095}
1096
1097static void tcg_out_qemu_st_slow_path(TCGContext *s, TCGLabelQemuLdst *l)
1098{
1099 TCGMemOpIdx oi = l->oi;
1100 TCGMemOp opc = get_memop(oi);
1101 TCGMemOp s_bits = opc & MO_SIZE;
1102 TCGReg a0 = tcg_target_call_iarg_regs[0];
1103 TCGReg a1 = tcg_target_call_iarg_regs[1];
1104 TCGReg a2 = tcg_target_call_iarg_regs[2];
1105 TCGReg a3 = tcg_target_call_iarg_regs[3];
1106 TCGReg a4 = tcg_target_call_iarg_regs[4];
1107
1108 /* We don't support oversize guests */
1109 if (TCG_TARGET_REG_BITS < TARGET_LONG_BITS) {
1110 g_assert_not_reached();
1111 }
1112
1113 /* resolve label address */
1114 patch_reloc(l->label_ptr[0], R_RISCV_BRANCH, (intptr_t) s->code_ptr, 0);
1115
1116 /* call store helper */
1117 tcg_out_mov(s, TCG_TYPE_PTR, a0, TCG_AREG0);
1118 tcg_out_mov(s, TCG_TYPE_PTR, a1, l->addrlo_reg);
1119 tcg_out_mov(s, TCG_TYPE_PTR, a2, l->datalo_reg);
1120 switch (s_bits) {
1121 case MO_8:
1122 tcg_out_ext8u(s, a2, a2);
1123 break;
1124 case MO_16:
1125 tcg_out_ext16u(s, a2, a2);
1126 break;
1127 default:
1128 break;
1129 }
1130 tcg_out_movi(s, TCG_TYPE_PTR, a3, oi);
1131 tcg_out_movi(s, TCG_TYPE_PTR, a4, (tcg_target_long)l->raddr);
1132
1133 tcg_out_call(s, qemu_st_helpers[opc & (MO_BSWAP | MO_SSIZE)]);
1134
1135 tcg_out_goto(s, l->raddr);
1136}
1137#endif /* CONFIG_SOFTMMU */
03a7d021
AF		 1138
1139static void tcg_out_qemu_ld_direct(TCGContext *s, TCGReg lo, TCGReg hi,
1140 TCGReg base, TCGMemOp opc, bool is_64)
1141{
1142 const TCGMemOp bswap = opc & MO_BSWAP;
1143
1144 /* We don't yet handle byteswapping, assert */
1145 g_assert(!bswap);
1146
1147 switch (opc & (MO_SSIZE)) {
1148 case MO_UB:
1149 tcg_out_opc_imm(s, OPC_LBU, lo, base, 0);
1150 break;
1151 case MO_SB:
1152 tcg_out_opc_imm(s, OPC_LB, lo, base, 0);
1153 break;
1154 case MO_UW:
1155 tcg_out_opc_imm(s, OPC_LHU, lo, base, 0);
1156 break;
1157 case MO_SW:
1158 tcg_out_opc_imm(s, OPC_LH, lo, base, 0);
1159 break;
1160 case MO_UL:
1161 if (TCG_TARGET_REG_BITS == 64 && is_64) {
1162 tcg_out_opc_imm(s, OPC_LWU, lo, base, 0);
1163 break;
1164 }
1165 /* FALLTHRU */
1166 case MO_SL:
1167 tcg_out_opc_imm(s, OPC_LW, lo, base, 0);
1168 break;
1169 case MO_Q:
1170 /* Prefer to load from offset 0 first, but allow for overlap. */
1171 if (TCG_TARGET_REG_BITS == 64) {
1172 tcg_out_opc_imm(s, OPC_LD, lo, base, 0);
1173 } else if (lo != base) {
1174 tcg_out_opc_imm(s, OPC_LW, lo, base, 0);
1175 tcg_out_opc_imm(s, OPC_LW, hi, base, 4);
1176 } else {
1177 tcg_out_opc_imm(s, OPC_LW, hi, base, 4);
1178 tcg_out_opc_imm(s, OPC_LW, lo, base, 0);
1179 }
1180 break;
1181 default:
1182 g_assert_not_reached();
1183 }
1184}
1185
1186static void tcg_out_qemu_ld(TCGContext *s, const TCGArg *args, bool is_64)
1187{
1188 TCGReg addr_regl, addr_regh __attribute__((unused));
1189 TCGReg data_regl, data_regh;
1190 TCGMemOpIdx oi;
1191 TCGMemOp opc;
1192#if defined(CONFIG_SOFTMMU)
1193 tcg_insn_unit *label_ptr[1];
1194#endif
1195 TCGReg base = TCG_REG_TMP0;
1196
1197 data_regl = *args++;
1198 data_regh = (TCG_TARGET_REG_BITS == 32 && is_64 ? *args++ : 0);
1199 addr_regl = *args++;
1200 addr_regh = (TCG_TARGET_REG_BITS < TARGET_LONG_BITS ? *args++ : 0);
1201 oi = *args++;
1202 opc = get_memop(oi);
1203
1204#if defined(CONFIG_SOFTMMU)
1205 tcg_out_tlb_load(s, addr_regl, addr_regh, oi, label_ptr, 1);
1206 tcg_out_qemu_ld_direct(s, data_regl, data_regh, base, opc, is_64);
1207 add_qemu_ldst_label(s, 1, oi,
1208 (is_64 ? TCG_TYPE_I64 : TCG_TYPE_I32),
1209 data_regl, data_regh, addr_regl, addr_regh,
1210 s->code_ptr, label_ptr);
1211#else
1212 if (TCG_TARGET_REG_BITS > TARGET_LONG_BITS) {
1213 tcg_out_ext32u(s, base, addr_regl);
1214 addr_regl = base;
1215 }
1216
1217 if (guest_base == 0) {
1218 tcg_out_opc_reg(s, OPC_ADD, base, addr_regl, TCG_REG_ZERO);
1219 } else {
1220 tcg_out_opc_reg(s, OPC_ADD, base, TCG_GUEST_BASE_REG, addr_regl);
1221 }
1222 tcg_out_qemu_ld_direct(s, data_regl, data_regh, base, opc, is_64);
1223#endif
1224}
1225
1226static void tcg_out_qemu_st_direct(TCGContext *s, TCGReg lo, TCGReg hi,
1227 TCGReg base, TCGMemOp opc)
1228{
1229 const TCGMemOp bswap = opc & MO_BSWAP;
1230
1231 /* We don't yet handle byteswapping, assert */
1232 g_assert(!bswap);
1233
1234 switch (opc & (MO_SSIZE)) {
1235 case MO_8:
1236 tcg_out_opc_store(s, OPC_SB, base, lo, 0);
1237 break;
1238 case MO_16:
1239 tcg_out_opc_store(s, OPC_SH, base, lo, 0);
1240 break;
1241 case MO_32:
1242 tcg_out_opc_store(s, OPC_SW, base, lo, 0);
1243 break;
1244 case MO_64:
1245 if (TCG_TARGET_REG_BITS == 64) {
1246 tcg_out_opc_store(s, OPC_SD, base, lo, 0);
1247 } else {
1248 tcg_out_opc_store(s, OPC_SW, base, lo, 0);
1249 tcg_out_opc_store(s, OPC_SW, base, hi, 4);
1250 }
1251 break;
1252 default:
1253 g_assert_not_reached();
1254 }
1255}
1256
1257static void tcg_out_qemu_st(TCGContext *s, const TCGArg *args, bool is_64)
1258{
1259 TCGReg addr_regl, addr_regh __attribute__((unused));
1260 TCGReg data_regl, data_regh;
1261 TCGMemOpIdx oi;
1262 TCGMemOp opc;
1263#if defined(CONFIG_SOFTMMU)
1264 tcg_insn_unit *label_ptr[1];
1265#endif
1266 TCGReg base = TCG_REG_TMP0;
1267
1268 data_regl = *args++;
1269 data_regh = (TCG_TARGET_REG_BITS == 32 && is_64 ? *args++ : 0);
1270 addr_regl = *args++;
1271 addr_regh = (TCG_TARGET_REG_BITS < TARGET_LONG_BITS ? *args++ : 0);
1272 oi = *args++;
1273 opc = get_memop(oi);
1274
1275#if defined(CONFIG_SOFTMMU)
1276 tcg_out_tlb_load(s, addr_regl, addr_regh, oi, label_ptr, 0);
1277 tcg_out_qemu_st_direct(s, data_regl, data_regh, base, opc);
1278 add_qemu_ldst_label(s, 0, oi,
1279 (is_64 ? TCG_TYPE_I64 : TCG_TYPE_I32),
1280 data_regl, data_regh, addr_regl, addr_regh,
1281 s->code_ptr, label_ptr);
1282#else
1283 if (TCG_TARGET_REG_BITS > TARGET_LONG_BITS) {
1284 tcg_out_ext32u(s, base, addr_regl);
1285 addr_regl = base;
1286 }
1287
1288 if (guest_base == 0) {
1289 tcg_out_opc_reg(s, OPC_ADD, base, addr_regl, TCG_REG_ZERO);
1290 } else {
1291 tcg_out_opc_reg(s, OPC_ADD, base, TCG_GUEST_BASE_REG, addr_regl);
1292 }
1293 tcg_out_qemu_st_direct(s, data_regl, data_regh, base, opc);
1294#endif
1295}
bdf50381
AF		 1296
1297static tcg_insn_unit *tb_ret_addr;
1298
1299static void tcg_out_op(TCGContext *s, TCGOpcode opc,
1300 const TCGArg *args, const int *const_args)
1301{
1302 TCGArg a0 = args[0];
1303 TCGArg a1 = args[1];
1304 TCGArg a2 = args[2];
1305 int c2 = const_args[2];
1306
1307 switch (opc) {
1308 case INDEX_op_exit_tb:
1309 /* Reuse the zeroing that exists for goto_ptr. */
1310 if (a0 == 0) {
1311 tcg_out_call_int(s, s->code_gen_epilogue, true);
1312 } else {
1313 tcg_out_movi(s, TCG_TYPE_PTR, TCG_REG_A0, a0);
1314 tcg_out_call_int(s, tb_ret_addr, true);
1315 }
1316 break;
1317
1318 case INDEX_op_goto_tb:
1319 assert(s->tb_jmp_insn_offset == 0);
1320 /* indirect jump method */
1321 tcg_out_ld(s, TCG_TYPE_PTR, TCG_REG_TMP0, TCG_REG_ZERO,
1322 (uintptr_t)(s->tb_jmp_target_addr + a0));
1323 tcg_out_opc_imm(s, OPC_JALR, TCG_REG_ZERO, TCG_REG_TMP0, 0);
1324 set_jmp_reset_offset(s, a0);
1325 break;
1326
1327 case INDEX_op_goto_ptr:
1328 tcg_out_opc_imm(s, OPC_JALR, TCG_REG_ZERO, a0, 0);
1329 break;
1330
1331 case INDEX_op_br:
1332 tcg_out_reloc(s, s->code_ptr, R_RISCV_JAL, arg_label(a0), 0);
1333 tcg_out_opc_jump(s, OPC_JAL, TCG_REG_ZERO, 0);
1334 break;
1335
1336 case INDEX_op_ld8u_i32:
1337 case INDEX_op_ld8u_i64:
1338 tcg_out_ldst(s, OPC_LBU, a0, a1, a2);
1339 break;
1340 case INDEX_op_ld8s_i32:
1341 case INDEX_op_ld8s_i64:
1342 tcg_out_ldst(s, OPC_LB, a0, a1, a2);
1343 break;
1344 case INDEX_op_ld16u_i32:
1345 case INDEX_op_ld16u_i64:
1346 tcg_out_ldst(s, OPC_LHU, a0, a1, a2);
1347 break;
1348 case INDEX_op_ld16s_i32:
1349 case INDEX_op_ld16s_i64:
1350 tcg_out_ldst(s, OPC_LH, a0, a1, a2);
1351 break;
1352 case INDEX_op_ld32u_i64:
1353 tcg_out_ldst(s, OPC_LWU, a0, a1, a2);
1354 break;
1355 case INDEX_op_ld_i32:
1356 case INDEX_op_ld32s_i64:
1357 tcg_out_ldst(s, OPC_LW, a0, a1, a2);
1358 break;
1359 case INDEX_op_ld_i64:
1360 tcg_out_ldst(s, OPC_LD, a0, a1, a2);
1361 break;
1362
1363 case INDEX_op_st8_i32:
1364 case INDEX_op_st8_i64:
1365 tcg_out_ldst(s, OPC_SB, a0, a1, a2);
1366 break;
1367 case INDEX_op_st16_i32:
1368 case INDEX_op_st16_i64:
1369 tcg_out_ldst(s, OPC_SH, a0, a1, a2);
1370 break;
1371 case INDEX_op_st_i32:
1372 case INDEX_op_st32_i64:
1373 tcg_out_ldst(s, OPC_SW, a0, a1, a2);
1374 break;
1375 case INDEX_op_st_i64:
1376 tcg_out_ldst(s, OPC_SD, a0, a1, a2);
1377 break;
1378
1379 case INDEX_op_add_i32:
1380 if (c2) {
1381 tcg_out_opc_imm(s, OPC_ADDIW, a0, a1, a2);
1382 } else {
1383 tcg_out_opc_reg(s, OPC_ADDW, a0, a1, a2);
1384 }
1385 break;
1386 case INDEX_op_add_i64:
1387 if (c2) {
1388 tcg_out_opc_imm(s, OPC_ADDI, a0, a1, a2);
1389 } else {
1390 tcg_out_opc_reg(s, OPC_ADD, a0, a1, a2);
1391 }
1392 break;
1393
1394 case INDEX_op_sub_i32:
1395 if (c2) {
1396 tcg_out_opc_imm(s, OPC_ADDIW, a0, a1, -a2);
1397 } else {
1398 tcg_out_opc_reg(s, OPC_SUBW, a0, a1, a2);
1399 }
1400 break;
1401 case INDEX_op_sub_i64:
1402 if (c2) {
1403 tcg_out_opc_imm(s, OPC_ADDI, a0, a1, -a2);
1404 } else {
1405 tcg_out_opc_reg(s, OPC_SUB, a0, a1, a2);
1406 }
1407 break;
1408
1409 case INDEX_op_and_i32:
1410 case INDEX_op_and_i64:
1411 if (c2) {
1412 tcg_out_opc_imm(s, OPC_ANDI, a0, a1, a2);
1413 } else {
1414 tcg_out_opc_reg(s, OPC_AND, a0, a1, a2);
1415 }
1416 break;
1417
1418 case INDEX_op_or_i32:
1419 case INDEX_op_or_i64:
1420 if (c2) {
1421 tcg_out_opc_imm(s, OPC_ORI, a0, a1, a2);
1422 } else {
1423 tcg_out_opc_reg(s, OPC_OR, a0, a1, a2);
1424 }
1425 break;
1426
1427 case INDEX_op_xor_i32:
1428 case INDEX_op_xor_i64:
1429 if (c2) {
1430 tcg_out_opc_imm(s, OPC_XORI, a0, a1, a2);
1431 } else {
1432 tcg_out_opc_reg(s, OPC_XOR, a0, a1, a2);
1433 }
1434 break;
1435
1436 case INDEX_op_not_i32:
1437 case INDEX_op_not_i64:
1438 tcg_out_opc_imm(s, OPC_XORI, a0, a1, -1);
1439 break;
1440
1441 case INDEX_op_neg_i32:
1442 tcg_out_opc_reg(s, OPC_SUBW, a0, TCG_REG_ZERO, a1);
1443 break;
1444 case INDEX_op_neg_i64:
1445 tcg_out_opc_reg(s, OPC_SUB, a0, TCG_REG_ZERO, a1);
1446 break;
1447
1448 case INDEX_op_mul_i32:
1449 tcg_out_opc_reg(s, OPC_MULW, a0, a1, a2);
1450 break;
1451 case INDEX_op_mul_i64:
1452 tcg_out_opc_reg(s, OPC_MUL, a0, a1, a2);
1453 break;
1454
1455 case INDEX_op_div_i32:
1456 tcg_out_opc_reg(s, OPC_DIVW, a0, a1, a2);
1457 break;
1458 case INDEX_op_div_i64:
1459 tcg_out_opc_reg(s, OPC_DIV, a0, a1, a2);
1460 break;
1461
1462 case INDEX_op_divu_i32:
1463 tcg_out_opc_reg(s, OPC_DIVUW, a0, a1, a2);
1464 break;
1465 case INDEX_op_divu_i64:
1466 tcg_out_opc_reg(s, OPC_DIVU, a0, a1, a2);
1467 break;
1468
1469 case INDEX_op_rem_i32:
1470 tcg_out_opc_reg(s, OPC_REMW, a0, a1, a2);
1471 break;
1472 case INDEX_op_rem_i64:
1473 tcg_out_opc_reg(s, OPC_REM, a0, a1, a2);
1474 break;
1475
1476 case INDEX_op_remu_i32:
1477 tcg_out_opc_reg(s, OPC_REMUW, a0, a1, a2);
1478 break;
1479 case INDEX_op_remu_i64:
1480 tcg_out_opc_reg(s, OPC_REMU, a0, a1, a2);
1481 break;
1482
1483 case INDEX_op_shl_i32:
1484 if (c2) {
1485 tcg_out_opc_imm(s, OPC_SLLIW, a0, a1, a2);
1486 } else {
1487 tcg_out_opc_reg(s, OPC_SLLW, a0, a1, a2);
1488 }
1489 break;
1490 case INDEX_op_shl_i64:
1491 if (c2) {
1492 tcg_out_opc_imm(s, OPC_SLLI, a0, a1, a2);
1493 } else {
1494 tcg_out_opc_reg(s, OPC_SLL, a0, a1, a2);
1495 }
1496 break;
1497
1498 case INDEX_op_shr_i32:
1499 if (c2) {
1500 tcg_out_opc_imm(s, OPC_SRLIW, a0, a1, a2);
1501 } else {
1502 tcg_out_opc_reg(s, OPC_SRLW, a0, a1, a2);
1503 }
1504 break;
1505 case INDEX_op_shr_i64:
1506 if (c2) {
1507 tcg_out_opc_imm(s, OPC_SRLI, a0, a1, a2);
1508 } else {
1509 tcg_out_opc_reg(s, OPC_SRL, a0, a1, a2);
1510 }
1511 break;
1512
1513 case INDEX_op_sar_i32:
1514 if (c2) {
1515 tcg_out_opc_imm(s, OPC_SRAIW, a0, a1, a2);
1516 } else {
1517 tcg_out_opc_reg(s, OPC_SRAW, a0, a1, a2);
1518 }
1519 break;
1520 case INDEX_op_sar_i64:
1521 if (c2) {
1522 tcg_out_opc_imm(s, OPC_SRAI, a0, a1, a2);
1523 } else {
1524 tcg_out_opc_reg(s, OPC_SRA, a0, a1, a2);
1525 }
1526 break;
1527
1528 case INDEX_op_add2_i32:
1529 tcg_out_addsub2(s, a0, a1, a2, args[3], args[4], args[5],
1530 const_args[4], const_args[5], false, true);
1531 break;
1532 case INDEX_op_add2_i64:
1533 tcg_out_addsub2(s, a0, a1, a2, args[3], args[4], args[5],
1534 const_args[4], const_args[5], false, false);
1535 break;
1536 case INDEX_op_sub2_i32:
1537 tcg_out_addsub2(s, a0, a1, a2, args[3], args[4], args[5],
1538 const_args[4], const_args[5], true, true);
1539 break;
1540 case INDEX_op_sub2_i64:
1541 tcg_out_addsub2(s, a0, a1, a2, args[3], args[4], args[5],
1542 const_args[4], const_args[5], true, false);
1543 break;
1544
1545 case INDEX_op_brcond_i32:
1546 case INDEX_op_brcond_i64:
1547 tcg_out_brcond(s, a2, a0, a1, arg_label(args[3]));
1548 break;
1549 case INDEX_op_brcond2_i32:
1550 tcg_out_brcond2(s, args[4], a0, a1, a2, args[3], arg_label(args[5]));
1551 break;
1552
1553 case INDEX_op_setcond_i32:
1554 case INDEX_op_setcond_i64:
1555 tcg_out_setcond(s, args[3], a0, a1, a2);
1556 break;
1557 case INDEX_op_setcond2_i32:
1558 tcg_out_setcond2(s, args[5], a0, a1, a2, args[3], args[4]);
1559 break;
1560
1561 case INDEX_op_qemu_ld_i32:
1562 tcg_out_qemu_ld(s, args, false);
1563 break;
1564 case INDEX_op_qemu_ld_i64:
1565 tcg_out_qemu_ld(s, args, true);
1566 break;
1567 case INDEX_op_qemu_st_i32:
1568 tcg_out_qemu_st(s, args, false);
1569 break;
1570 case INDEX_op_qemu_st_i64:
1571 tcg_out_qemu_st(s, args, true);
1572 break;
1573
1574 case INDEX_op_ext8u_i32:
1575 case INDEX_op_ext8u_i64:
1576 tcg_out_ext8u(s, a0, a1);
1577 break;
1578
1579 case INDEX_op_ext16u_i32:
1580 case INDEX_op_ext16u_i64:
1581 tcg_out_ext16u(s, a0, a1);
1582 break;
1583
1584 case INDEX_op_ext32u_i64:
1585 case INDEX_op_extu_i32_i64:
1586 tcg_out_ext32u(s, a0, a1);
1587 break;
1588
1589 case INDEX_op_ext8s_i32:
1590 case INDEX_op_ext8s_i64:
1591 tcg_out_ext8s(s, a0, a1);
1592 break;
1593
1594 case INDEX_op_ext16s_i32:
1595 case INDEX_op_ext16s_i64:
1596 tcg_out_ext16s(s, a0, a1);
1597 break;
1598
1599 case INDEX_op_ext32s_i64:
1600 case INDEX_op_extrl_i64_i32:
1601 case INDEX_op_ext_i32_i64:
1602 tcg_out_ext32s(s, a0, a1);
1603 break;
1604
1605 case INDEX_op_extrh_i64_i32:
1606 tcg_out_opc_imm(s, OPC_SRAI, a0, a1, 32);
1607 break;
1608
1609 case INDEX_op_mulsh_i32:
1610 case INDEX_op_mulsh_i64:
1611 tcg_out_opc_reg(s, OPC_MULH, a0, a1, a2);
1612 break;
1613
1614 case INDEX_op_muluh_i32:
1615 case INDEX_op_muluh_i64:
1616 tcg_out_opc_reg(s, OPC_MULHU, a0, a1, a2);
1617 break;
1618
1619 case INDEX_op_mb:
1620 tcg_out_mb(s, a0);
1621 break;
1622
1623 case INDEX_op_mov_i32: /* Always emitted via tcg_out_mov. */
1624 case INDEX_op_mov_i64:
1625 case INDEX_op_movi_i32: /* Always emitted via tcg_out_movi. */
1626 case INDEX_op_movi_i64:
1627 case INDEX_op_call: /* Always emitted via tcg_out_call. */
1628 default:
1629 g_assert_not_reached();
1630 }
1631}
1632
1633static const TCGTargetOpDef *tcg_target_op_def(TCGOpcode op)
1634{
1635 static const TCGTargetOpDef r
1636 = { .args_ct_str = { "r" } };
1637 static const TCGTargetOpDef r_r
1638 = { .args_ct_str = { "r", "r" } };
1639 static const TCGTargetOpDef rZ_r
1640 = { .args_ct_str = { "rZ", "r" } };
1641 static const TCGTargetOpDef rZ_rZ
1642 = { .args_ct_str = { "rZ", "rZ" } };
1643 static const TCGTargetOpDef rZ_rZ_rZ_rZ
1644 = { .args_ct_str = { "rZ", "rZ", "rZ", "rZ" } };
1645 static const TCGTargetOpDef r_r_ri
1646 = { .args_ct_str = { "r", "r", "ri" } };
1647 static const TCGTargetOpDef r_r_rI
1648 = { .args_ct_str = { "r", "r", "rI" } };
1649 static const TCGTargetOpDef r_rZ_rN
1650 = { .args_ct_str = { "r", "rZ", "rN" } };
1651 static const TCGTargetOpDef r_rZ_rZ
1652 = { .args_ct_str = { "r", "rZ", "rZ" } };
1653 static const TCGTargetOpDef r_rZ_rZ_rZ_rZ
1654 = { .args_ct_str = { "r", "rZ", "rZ", "rZ", "rZ" } };
1655 static const TCGTargetOpDef r_L
1656 = { .args_ct_str = { "r", "L" } };
1657 static const TCGTargetOpDef r_r_L
1658 = { .args_ct_str = { "r", "r", "L" } };
1659 static const TCGTargetOpDef r_L_L
1660 = { .args_ct_str = { "r", "L", "L" } };
1661 static const TCGTargetOpDef r_r_L_L
1662 = { .args_ct_str = { "r", "r", "L", "L" } };
1663 static const TCGTargetOpDef LZ_L
1664 = { .args_ct_str = { "LZ", "L" } };
1665 static const TCGTargetOpDef LZ_L_L
1666 = { .args_ct_str = { "LZ", "L", "L" } };
1667 static const TCGTargetOpDef LZ_LZ_L
1668 = { .args_ct_str = { "LZ", "LZ", "L" } };
1669 static const TCGTargetOpDef LZ_LZ_L_L
1670 = { .args_ct_str = { "LZ", "LZ", "L", "L" } };
1671 static const TCGTargetOpDef r_r_rZ_rZ_rM_rM
1672 = { .args_ct_str = { "r", "r", "rZ", "rZ", "rM", "rM" } };
1673
1674 switch (op) {
1675 case INDEX_op_goto_ptr:
1676 return &r;
1677
1678 case INDEX_op_ld8u_i32:
1679 case INDEX_op_ld8s_i32:
1680 case INDEX_op_ld16u_i32:
1681 case INDEX_op_ld16s_i32:
1682 case INDEX_op_ld_i32:
1683 case INDEX_op_not_i32:
1684 case INDEX_op_neg_i32:
1685 case INDEX_op_ld8u_i64:
1686 case INDEX_op_ld8s_i64:
1687 case INDEX_op_ld16u_i64:
1688 case INDEX_op_ld16s_i64:
1689 case INDEX_op_ld32s_i64:
1690 case INDEX_op_ld32u_i64:
1691 case INDEX_op_ld_i64:
1692 case INDEX_op_not_i64:
1693 case INDEX_op_neg_i64:
1694 case INDEX_op_ext8u_i32:
1695 case INDEX_op_ext8u_i64:
1696 case INDEX_op_ext16u_i32:
1697 case INDEX_op_ext16u_i64:
1698 case INDEX_op_ext32u_i64:
1699 case INDEX_op_extu_i32_i64:
1700 case INDEX_op_ext8s_i32:
1701 case INDEX_op_ext8s_i64:
1702 case INDEX_op_ext16s_i32:
1703 case INDEX_op_ext16s_i64:
1704 case INDEX_op_ext32s_i64:
1705 case INDEX_op_extrl_i64_i32:
1706 case INDEX_op_extrh_i64_i32:
1707 case INDEX_op_ext_i32_i64:
1708 return &r_r;
1709
1710 case INDEX_op_st8_i32:
1711 case INDEX_op_st16_i32:
1712 case INDEX_op_st_i32:
1713 case INDEX_op_st8_i64:
1714 case INDEX_op_st16_i64:
1715 case INDEX_op_st32_i64:
1716 case INDEX_op_st_i64:
1717 return &rZ_r;
1718
1719 case INDEX_op_add_i32:
1720 case INDEX_op_and_i32:
1721 case INDEX_op_or_i32:
1722 case INDEX_op_xor_i32:
1723 case INDEX_op_add_i64:
1724 case INDEX_op_and_i64:
1725 case INDEX_op_or_i64:
1726 case INDEX_op_xor_i64:
1727 return &r_r_rI;
1728
1729 case INDEX_op_sub_i32:
1730 case INDEX_op_sub_i64:
1731 return &r_rZ_rN;
1732
1733 case INDEX_op_mul_i32:
1734 case INDEX_op_mulsh_i32:
1735 case INDEX_op_muluh_i32:
1736 case INDEX_op_div_i32:
1737 case INDEX_op_divu_i32:
1738 case INDEX_op_rem_i32:
1739 case INDEX_op_remu_i32:
1740 case INDEX_op_setcond_i32:
1741 case INDEX_op_mul_i64:
1742 case INDEX_op_mulsh_i64:
1743 case INDEX_op_muluh_i64:
1744 case INDEX_op_div_i64:
1745 case INDEX_op_divu_i64:
1746 case INDEX_op_rem_i64:
1747 case INDEX_op_remu_i64:
1748 case INDEX_op_setcond_i64:
1749 return &r_rZ_rZ;
1750
1751 case INDEX_op_shl_i32:
1752 case INDEX_op_shr_i32:
1753 case INDEX_op_sar_i32:
1754 case INDEX_op_shl_i64:
1755 case INDEX_op_shr_i64:
1756 case INDEX_op_sar_i64:
1757 return &r_r_ri;
1758
1759 case INDEX_op_brcond_i32:
1760 case INDEX_op_brcond_i64:
1761 return &rZ_rZ;
1762
1763 case INDEX_op_add2_i32:
1764 case INDEX_op_add2_i64:
1765 case INDEX_op_sub2_i32:
1766 case INDEX_op_sub2_i64:
1767 return &r_r_rZ_rZ_rM_rM;
1768
1769 case INDEX_op_brcond2_i32:
1770 return &rZ_rZ_rZ_rZ;
1771
1772 case INDEX_op_setcond2_i32:
1773 return &r_rZ_rZ_rZ_rZ;
1774
1775 case INDEX_op_qemu_ld_i32:
1776 return TARGET_LONG_BITS <= TCG_TARGET_REG_BITS ? &r_L : &r_L_L;
1777 case INDEX_op_qemu_st_i32:
1778 return TARGET_LONG_BITS <= TCG_TARGET_REG_BITS ? &LZ_L : &LZ_L_L;
1779 case INDEX_op_qemu_ld_i64:
1780 return TCG_TARGET_REG_BITS == 64 ? &r_L
1781 : TARGET_LONG_BITS <= TCG_TARGET_REG_BITS ? &r_r_L
1782 : &r_r_L_L;
1783 case INDEX_op_qemu_st_i64:
1784 return TCG_TARGET_REG_BITS == 64 ? &LZ_L
1785 : TARGET_LONG_BITS <= TCG_TARGET_REG_BITS ? &LZ_LZ_L
1786 : &LZ_LZ_L_L;
1787
1788 default:
1789 return NULL;
1790 }
1791}
92c041c5
AF		 1792
1793static const int tcg_target_callee_save_regs[] = {
1794 TCG_REG_S0, /* used for the global env (TCG_AREG0) */
1795 TCG_REG_S1,
1796 TCG_REG_S2,
1797 TCG_REG_S3,
1798 TCG_REG_S4,
1799 TCG_REG_S5,
1800 TCG_REG_S6,
1801 TCG_REG_S7,
1802 TCG_REG_S8,
1803 TCG_REG_S9,
1804 TCG_REG_S10,
1805 TCG_REG_S11,
1806 TCG_REG_RA, /* should be last for ABI compliance */
1807};
1808
1809/* Stack frame parameters. */
1810#define REG_SIZE (TCG_TARGET_REG_BITS / 8)
1811#define SAVE_SIZE ((int)ARRAY_SIZE(tcg_target_callee_save_regs) * REG_SIZE)
1812#define TEMP_SIZE (CPU_TEMP_BUF_NLONGS * (int)sizeof(long))
1813#define FRAME_SIZE ((TCG_STATIC_CALL_ARGS_SIZE + TEMP_SIZE + SAVE_SIZE \
1814 + TCG_TARGET_STACK_ALIGN - 1) \
1815 & -TCG_TARGET_STACK_ALIGN)
1816#define SAVE_OFS (TCG_STATIC_CALL_ARGS_SIZE + TEMP_SIZE)
1817
1818/* We're expecting to be able to use an immediate for frame allocation. */
1819QEMU_BUILD_BUG_ON(FRAME_SIZE > 0x7ff);
1820
1821/* Generate global QEMU prologue and epilogue code */
1822static void tcg_target_qemu_prologue(TCGContext *s)
1823{
1824 int i;
1825
1826 tcg_set_frame(s, TCG_REG_SP, TCG_STATIC_CALL_ARGS_SIZE, TEMP_SIZE);
1827
1828 /* TB prologue */
1829 tcg_out_opc_imm(s, OPC_ADDI, TCG_REG_SP, TCG_REG_SP, -FRAME_SIZE);
1830 for (i = 0; i < ARRAY_SIZE(tcg_target_callee_save_regs); i++) {
1831 tcg_out_st(s, TCG_TYPE_REG, tcg_target_callee_save_regs[i],
1832 TCG_REG_SP, SAVE_OFS + i * REG_SIZE);
1833 }
1834
1835#if !defined(CONFIG_SOFTMMU)
1836 tcg_out_movi(s, TCG_TYPE_PTR, TCG_GUEST_BASE_REG, guest_base);
1837 tcg_regset_set_reg(s->reserved_regs, TCG_GUEST_BASE_REG);
1838#endif
1839
1840 /* Call generated code */
1841 tcg_out_mov(s, TCG_TYPE_PTR, TCG_AREG0, tcg_target_call_iarg_regs[0]);
1842 tcg_out_opc_imm(s, OPC_JALR, TCG_REG_ZERO, tcg_target_call_iarg_regs[1], 0);
1843
1844 /* Return path for goto_ptr. Set return value to 0 */
1845 s->code_gen_epilogue = s->code_ptr;
1846 tcg_out_mov(s, TCG_TYPE_REG, TCG_REG_A0, TCG_REG_ZERO);
1847
1848 /* TB epilogue */
1849 tb_ret_addr = s->code_ptr;
1850 for (i = 0; i < ARRAY_SIZE(tcg_target_callee_save_regs); i++) {
1851 tcg_out_ld(s, TCG_TYPE_REG, tcg_target_callee_save_regs[i],
1852 TCG_REG_SP, SAVE_OFS + i * REG_SIZE);
1853 }
1854
1855 tcg_out_opc_imm(s, OPC_ADDI, TCG_REG_SP, TCG_REG_SP, FRAME_SIZE);
1856 tcg_out_opc_imm(s, OPC_JALR, TCG_REG_ZERO, TCG_REG_RA, 0);
1857}
1858
7a5549f2
AF		 1859static void tcg_target_init(TCGContext *s)
1860{
1861 tcg_target_available_regs[TCG_TYPE_I32] = 0xffffffff;
1862 if (TCG_TARGET_REG_BITS == 64) {
1863 tcg_target_available_regs[TCG_TYPE_I64] = 0xffffffff;
1864 }
1865
1866 tcg_target_call_clobber_regs = -1u;
1867 tcg_regset_reset_reg(tcg_target_call_clobber_regs, TCG_REG_S0);
1868 tcg_regset_reset_reg(tcg_target_call_clobber_regs, TCG_REG_S1);
1869 tcg_regset_reset_reg(tcg_target_call_clobber_regs, TCG_REG_S2);
1870 tcg_regset_reset_reg(tcg_target_call_clobber_regs, TCG_REG_S3);
1871 tcg_regset_reset_reg(tcg_target_call_clobber_regs, TCG_REG_S4);
1872 tcg_regset_reset_reg(tcg_target_call_clobber_regs, TCG_REG_S5);
1873 tcg_regset_reset_reg(tcg_target_call_clobber_regs, TCG_REG_S6);
1874 tcg_regset_reset_reg(tcg_target_call_clobber_regs, TCG_REG_S7);
1875 tcg_regset_reset_reg(tcg_target_call_clobber_regs, TCG_REG_S8);
1876 tcg_regset_reset_reg(tcg_target_call_clobber_regs, TCG_REG_S9);
1877 tcg_regset_reset_reg(tcg_target_call_clobber_regs, TCG_REG_S10);
1878 tcg_regset_reset_reg(tcg_target_call_clobber_regs, TCG_REG_S11);
1879
1880 s->reserved_regs = 0;
1881 tcg_regset_set_reg(s->reserved_regs, TCG_REG_ZERO);
1882 tcg_regset_set_reg(s->reserved_regs, TCG_REG_TMP0);
1883 tcg_regset_set_reg(s->reserved_regs, TCG_REG_TMP1);
1884 tcg_regset_set_reg(s->reserved_regs, TCG_REG_TMP2);
1885 tcg_regset_set_reg(s->reserved_regs, TCG_REG_SP);
1886 tcg_regset_set_reg(s->reserved_regs, TCG_REG_GP);
1887 tcg_regset_set_reg(s->reserved_regs, TCG_REG_TP);
1888}
1889
92c041c5
AF		 1890typedef struct {
1891 DebugFrameHeader h;
1892 uint8_t fde_def_cfa[4];
1893 uint8_t fde_reg_ofs[ARRAY_SIZE(tcg_target_callee_save_regs) * 2];
1894} DebugFrame;
1895
1896#define ELF_HOST_MACHINE EM_RISCV
1897
1898static const DebugFrame debug_frame = {
1899 .h.cie.len = sizeof(DebugFrameCIE) - 4, /* length after .len member */
1900 .h.cie.id = -1,
1901 .h.cie.version = 1,
1902 .h.cie.code_align = 1,
1903 .h.cie.data_align = -(TCG_TARGET_REG_BITS / 8) & 0x7f, /* sleb128 */
1904 .h.cie.return_column = TCG_REG_RA,
1905
1906 /* Total FDE size does not include the "len" member. */
1907 .h.fde.len = sizeof(DebugFrame) - offsetof(DebugFrame, h.fde.cie_offset),
1908
1909 .fde_def_cfa = {
1910 12, TCG_REG_SP, /* DW_CFA_def_cfa sp, ... */
1911 (FRAME_SIZE & 0x7f) | 0x80, /* ... uleb128 FRAME_SIZE */
1912 (FRAME_SIZE >> 7)
1913 },
1914 .fde_reg_ofs = {
1915 0x80 + 9, 12, /* DW_CFA_offset, s1, -96 */
1916 0x80 + 18, 11, /* DW_CFA_offset, s2, -88 */
1917 0x80 + 19, 10, /* DW_CFA_offset, s3, -80 */
1918 0x80 + 20, 9, /* DW_CFA_offset, s4, -72 */
1919 0x80 + 21, 8, /* DW_CFA_offset, s5, -64 */
1920 0x80 + 22, 7, /* DW_CFA_offset, s6, -56 */
1921 0x80 + 23, 6, /* DW_CFA_offset, s7, -48 */
1922 0x80 + 24, 5, /* DW_CFA_offset, s8, -40 */
1923 0x80 + 25, 4, /* DW_CFA_offset, s9, -32 */
1924 0x80 + 26, 3, /* DW_CFA_offset, s10, -24 */
1925 0x80 + 27, 2, /* DW_CFA_offset, s11, -16 */
1926 0x80 + 1 , 1, /* DW_CFA_offset, ra, -8 */
1927 }
1928};
1929
1930void tcg_register_jit(void *buf, size_t buf_size)
1931{
1932 tcg_register_jit_int(buf, buf_size, &debug_frame, sizeof(debug_frame));
1933}
QEMU mirror