]> git.proxmox.com Git - mirror_ubuntu-focal-kernel.git/blame - tools/perf/builtin-stat.c
perf stat: Remove setup_events function
[mirror_ubuntu-focal-kernel.git] / tools / perf / builtin-stat.c
CommitLineData
ddcacfa0 1/*
bf9e1876
IM
2 * builtin-stat.c
3 *
4 * Builtin stat command: Give a precise performance counters summary
5 * overview about any workload, CPU or specific PID.
6 *
7 * Sample output:
ddcacfa0 8
2cba3ffb 9 $ perf stat ./hackbench 10
ddcacfa0 10
2cba3ffb 11 Time: 0.118
ddcacfa0 12
2cba3ffb 13 Performance counter stats for './hackbench 10':
ddcacfa0 14
2cba3ffb
IM
15 1708.761321 task-clock # 11.037 CPUs utilized
16 41,190 context-switches # 0.024 M/sec
17 6,735 CPU-migrations # 0.004 M/sec
18 17,318 page-faults # 0.010 M/sec
19 5,205,202,243 cycles # 3.046 GHz
20 3,856,436,920 stalled-cycles-frontend # 74.09% frontend cycles idle
21 1,600,790,871 stalled-cycles-backend # 30.75% backend cycles idle
22 2,603,501,247 instructions # 0.50 insns per cycle
23 # 1.48 stalled cycles per insn
24 484,357,498 branches # 283.455 M/sec
25 6,388,934 branch-misses # 1.32% of all branches
26
27 0.154822978 seconds time elapsed
ddcacfa0 28
5242519b 29 *
2cba3ffb 30 * Copyright (C) 2008-2011, Red Hat Inc, Ingo Molnar <mingo@redhat.com>
5242519b
IM
31 *
32 * Improvements and fixes by:
33 *
34 * Arjan van de Ven <arjan@linux.intel.com>
35 * Yanmin Zhang <yanmin.zhang@intel.com>
36 * Wu Fengguang <fengguang.wu@intel.com>
37 * Mike Galbraith <efault@gmx.de>
38 * Paul Mackerras <paulus@samba.org>
6e750a8f 39 * Jaswinder Singh Rajput <jaswinder@kernel.org>
5242519b
IM
40 *
41 * Released under the GPL v2. (and only v2, not any later version)
ddcacfa0
IM
42 */
43
1a482f38 44#include "perf.h"
16f762a2 45#include "builtin.h"
f14d5707 46#include "util/cgroup.h"
148be2c1 47#include "util/util.h"
5242519b
IM
48#include "util/parse-options.h"
49#include "util/parse-events.h"
4cabc3d1 50#include "util/pmu.h"
8f28827a 51#include "util/event.h"
361c99a6 52#include "util/evlist.h"
69aad6f1 53#include "util/evsel.h"
8f28827a 54#include "util/debug.h"
a5d243d0 55#include "util/color.h"
0007ecea 56#include "util/stat.h"
60666c63 57#include "util/header.h"
a12b51c4 58#include "util/cpumap.h"
d6d901c2 59#include "util/thread.h"
fd78260b 60#include "util/thread_map.h"
ddcacfa0 61
1f16c575 62#include <stdlib.h>
ddcacfa0 63#include <sys/prctl.h>
5af52b51 64#include <locale.h>
16c8a109 65
d7470b6a 66#define DEFAULT_SEPARATOR " "
2cee77c4
DA
67#define CNTR_NOT_SUPPORTED "<not supported>"
68#define CNTR_NOT_COUNTED "<not counted>"
d7470b6a 69
13370a9b
SE
70static void print_stat(int argc, const char **argv);
71static void print_counter_aggr(struct perf_evsel *counter, char *prefix);
72static void print_counter(struct perf_evsel *counter, char *prefix);
86ee6e18 73static void print_aggr(char *prefix);
13370a9b 74
4cabc3d1 75/* Default events used for perf stat -T */
a454742c
JO
76static const char *transaction_attrs = {
77 "task-clock,"
4cabc3d1
AK
78 "{"
79 "instructions,"
80 "cycles,"
81 "cpu/cycles-t/,"
82 "cpu/tx-start/,"
83 "cpu/el-start/,"
84 "cpu/cycles-ct/"
85 "}"
86};
87
88/* More limited version when the CPU does not have all events. */
a454742c
JO
89static const char * transaction_limited_attrs = {
90 "task-clock,"
4cabc3d1
AK
91 "{"
92 "instructions,"
93 "cycles,"
94 "cpu/cycles-t/,"
95 "cpu/tx-start/"
96 "}"
97};
98
666e6d48 99static struct perf_evlist *evsel_list;
361c99a6 100
602ad878 101static struct target target = {
77a6f014
NK
102 .uid = UINT_MAX,
103};
ddcacfa0 104
86ee6e18
SE
105enum aggr_mode {
106 AGGR_NONE,
107 AGGR_GLOBAL,
108 AGGR_SOCKET,
12c08a9f 109 AGGR_CORE,
86ee6e18
SE
110};
111
3d632595 112static int run_count = 1;
2e6cdf99 113static bool no_inherit = false;
c0555642 114static bool scale = true;
86ee6e18 115static enum aggr_mode aggr_mode = AGGR_GLOBAL;
d07f0b12 116static volatile pid_t child_pid = -1;
c0555642 117static bool null_run = false;
2cba3ffb 118static int detailed_run = 0;
4cabc3d1 119static bool transaction_run;
201e0b06 120static bool big_num = true;
d7470b6a 121static int big_num_opt = -1;
d7470b6a
SE
122static const char *csv_sep = NULL;
123static bool csv_output = false;
43bece79 124static bool group = false;
4aa9015f 125static FILE *output = NULL;
1f16c575
PZ
126static const char *pre_cmd = NULL;
127static const char *post_cmd = NULL;
128static bool sync_run = false;
13370a9b 129static unsigned int interval = 0;
41191688 130static unsigned int initial_delay = 0;
410136f5 131static unsigned int unit_width = 4; /* strlen("unit") */
a7e191c3 132static bool forever = false;
13370a9b 133static struct timespec ref_time;
86ee6e18
SE
134static struct cpu_map *aggr_map;
135static int (*aggr_get_id)(struct cpu_map *m, int cpu);
5af52b51 136
60666c63
LW
137static volatile int done = 0;
138
13370a9b
SE
139static inline void diff_timespec(struct timespec *r, struct timespec *a,
140 struct timespec *b)
141{
142 r->tv_sec = a->tv_sec - b->tv_sec;
143 if (a->tv_nsec < b->tv_nsec) {
144 r->tv_nsec = a->tv_nsec + 1000000000L - b->tv_nsec;
145 r->tv_sec--;
146 } else {
147 r->tv_nsec = a->tv_nsec - b->tv_nsec ;
148 }
149}
150
151static inline struct cpu_map *perf_evsel__cpus(struct perf_evsel *evsel)
152{
153 return (evsel->cpus && !target.cpu_list) ? evsel->cpus : evsel_list->cpus;
154}
155
156static inline int perf_evsel__nr_cpus(struct perf_evsel *evsel)
157{
158 return perf_evsel__cpus(evsel)->nr;
159}
160
a7e191c3
FD
161static void perf_evsel__reset_stat_priv(struct perf_evsel *evsel)
162{
90f6bb6c
AK
163 int i;
164 struct perf_stat *ps = evsel->priv;
165
166 for (i = 0; i < 3; i++)
167 init_stats(&ps->res_stats[i]);
e2f56da1
JO
168
169 perf_stat_evsel_id_init(evsel);
a7e191c3
FD
170}
171
c52b12ed 172static int perf_evsel__alloc_stat_priv(struct perf_evsel *evsel)
69aad6f1 173{
c52b12ed 174 evsel->priv = zalloc(sizeof(struct perf_stat));
d180ac14 175 if (evsel->priv == NULL)
90f6bb6c
AK
176 return -ENOMEM;
177 perf_evsel__reset_stat_priv(evsel);
178 return 0;
69aad6f1
ACM
179}
180
181static void perf_evsel__free_stat_priv(struct perf_evsel *evsel)
182{
04662523 183 zfree(&evsel->priv);
69aad6f1
ACM
184}
185
13370a9b 186static int perf_evsel__alloc_prev_raw_counts(struct perf_evsel *evsel)
7ae92e74 187{
13370a9b
SE
188 void *addr;
189 size_t sz;
190
191 sz = sizeof(*evsel->counts) +
192 (perf_evsel__nr_cpus(evsel) * sizeof(struct perf_counts_values));
193
194 addr = zalloc(sz);
195 if (!addr)
196 return -ENOMEM;
197
198 evsel->prev_raw_counts = addr;
199
200 return 0;
7ae92e74
YZ
201}
202
13370a9b 203static void perf_evsel__free_prev_raw_counts(struct perf_evsel *evsel)
7ae92e74 204{
04662523 205 zfree(&evsel->prev_raw_counts);
7ae92e74
YZ
206}
207
d134ffb9
ACM
208static void perf_evlist__free_stats(struct perf_evlist *evlist)
209{
210 struct perf_evsel *evsel;
211
0050f7aa 212 evlist__for_each(evlist, evsel) {
d134ffb9
ACM
213 perf_evsel__free_stat_priv(evsel);
214 perf_evsel__free_counts(evsel);
215 perf_evsel__free_prev_raw_counts(evsel);
216 }
217}
218
219static int perf_evlist__alloc_stats(struct perf_evlist *evlist, bool alloc_raw)
220{
221 struct perf_evsel *evsel;
222
0050f7aa 223 evlist__for_each(evlist, evsel) {
d134ffb9
ACM
224 if (perf_evsel__alloc_stat_priv(evsel) < 0 ||
225 perf_evsel__alloc_counts(evsel, perf_evsel__nr_cpus(evsel)) < 0 ||
226 (alloc_raw && perf_evsel__alloc_prev_raw_counts(evsel) < 0))
227 goto out_free;
228 }
229
230 return 0;
231
232out_free:
233 perf_evlist__free_stats(evlist);
234 return -1;
235}
236
9f71b4f3
JO
237enum {
238 CTX_BIT_USER = 1 << 0,
239 CTX_BIT_KERNEL = 1 << 1,
afef2fbd 240 CTX_BIT_HV = 1 << 2,
a2270d38 241 CTX_BIT_HOST = 1 << 3,
c4fa0d9c
JO
242 CTX_BIT_IDLE = 1 << 4,
243 CTX_BIT_MAX = 1 << 5,
9f71b4f3 244};
a0aa21e2 245
9f71b4f3 246#define NUM_CTX CTX_BIT_MAX
a0aa21e2 247
666e6d48 248static struct stats runtime_nsecs_stats[MAX_NR_CPUS];
a0aa21e2
AK
249static struct stats runtime_cycles_stats[NUM_CTX][MAX_NR_CPUS];
250static struct stats runtime_stalled_cycles_front_stats[NUM_CTX][MAX_NR_CPUS];
251static struct stats runtime_stalled_cycles_back_stats[NUM_CTX][MAX_NR_CPUS];
252static struct stats runtime_branches_stats[NUM_CTX][MAX_NR_CPUS];
253static struct stats runtime_cacherefs_stats[NUM_CTX][MAX_NR_CPUS];
254static struct stats runtime_l1_dcache_stats[NUM_CTX][MAX_NR_CPUS];
255static struct stats runtime_l1_icache_stats[NUM_CTX][MAX_NR_CPUS];
256static struct stats runtime_ll_cache_stats[NUM_CTX][MAX_NR_CPUS];
257static struct stats runtime_itlb_cache_stats[NUM_CTX][MAX_NR_CPUS];
258static struct stats runtime_dtlb_cache_stats[NUM_CTX][MAX_NR_CPUS];
259static struct stats runtime_cycles_in_tx_stats[NUM_CTX][MAX_NR_CPUS];
666e6d48 260static struct stats walltime_nsecs_stats;
a0aa21e2
AK
261static struct stats runtime_transaction_stats[NUM_CTX][MAX_NR_CPUS];
262static struct stats runtime_elision_stats[NUM_CTX][MAX_NR_CPUS];
263
264static int evsel_context(struct perf_evsel *evsel)
265{
9f71b4f3
JO
266 int ctx = 0;
267
a0aa21e2 268 if (evsel->attr.exclude_kernel)
9f71b4f3 269 ctx |= CTX_BIT_KERNEL;
a0aa21e2 270 if (evsel->attr.exclude_user)
9f71b4f3 271 ctx |= CTX_BIT_USER;
afef2fbd
JO
272 if (evsel->attr.exclude_hv)
273 ctx |= CTX_BIT_HV;
a2270d38
JO
274 if (evsel->attr.exclude_host)
275 ctx |= CTX_BIT_HOST;
c4fa0d9c
JO
276 if (evsel->attr.exclude_idle)
277 ctx |= CTX_BIT_IDLE;
a2270d38 278
9f71b4f3 279 return ctx;
a0aa21e2 280}
be1ac0d8 281
d134ffb9 282static void perf_stat__reset_stats(struct perf_evlist *evlist)
a7e191c3 283{
d134ffb9
ACM
284 struct perf_evsel *evsel;
285
0050f7aa 286 evlist__for_each(evlist, evsel) {
d134ffb9
ACM
287 perf_evsel__reset_stat_priv(evsel);
288 perf_evsel__reset_counts(evsel, perf_evsel__nr_cpus(evsel));
289 }
290
a7e191c3
FD
291 memset(runtime_nsecs_stats, 0, sizeof(runtime_nsecs_stats));
292 memset(runtime_cycles_stats, 0, sizeof(runtime_cycles_stats));
293 memset(runtime_stalled_cycles_front_stats, 0, sizeof(runtime_stalled_cycles_front_stats));
294 memset(runtime_stalled_cycles_back_stats, 0, sizeof(runtime_stalled_cycles_back_stats));
295 memset(runtime_branches_stats, 0, sizeof(runtime_branches_stats));
296 memset(runtime_cacherefs_stats, 0, sizeof(runtime_cacherefs_stats));
297 memset(runtime_l1_dcache_stats, 0, sizeof(runtime_l1_dcache_stats));
298 memset(runtime_l1_icache_stats, 0, sizeof(runtime_l1_icache_stats));
299 memset(runtime_ll_cache_stats, 0, sizeof(runtime_ll_cache_stats));
300 memset(runtime_itlb_cache_stats, 0, sizeof(runtime_itlb_cache_stats));
301 memset(runtime_dtlb_cache_stats, 0, sizeof(runtime_dtlb_cache_stats));
4cabc3d1
AK
302 memset(runtime_cycles_in_tx_stats, 0,
303 sizeof(runtime_cycles_in_tx_stats));
304 memset(runtime_transaction_stats, 0,
305 sizeof(runtime_transaction_stats));
306 memset(runtime_elision_stats, 0, sizeof(runtime_elision_stats));
a7e191c3
FD
307 memset(&walltime_nsecs_stats, 0, sizeof(walltime_nsecs_stats));
308}
309
cac21425 310static int create_perf_stat_counter(struct perf_evsel *evsel)
ddcacfa0 311{
69aad6f1 312 struct perf_event_attr *attr = &evsel->attr;
727ab04e 313
ddcacfa0 314 if (scale)
a21ca2ca
IM
315 attr->read_format = PERF_FORMAT_TOTAL_TIME_ENABLED |
316 PERF_FORMAT_TOTAL_TIME_RUNNING;
ddcacfa0 317
5d2cd909
ACM
318 attr->inherit = !no_inherit;
319
602ad878 320 if (target__has_cpu(&target))
594ac61a 321 return perf_evsel__open_per_cpu(evsel, perf_evsel__cpus(evsel));
5622c07b 322
602ad878 323 if (!target__has_task(&target) && perf_evsel__is_group_leader(evsel)) {
48290609 324 attr->disabled = 1;
41191688
AK
325 if (!initial_delay)
326 attr->enable_on_exec = 1;
ddcacfa0 327 }
084ab9f8 328
594ac61a 329 return perf_evsel__open_per_thread(evsel, evsel_list->threads);
ddcacfa0
IM
330}
331
c04f5e5d
IM
332/*
333 * Does the counter have nsecs as a unit?
334 */
daec78a0 335static inline int nsec_counter(struct perf_evsel *evsel)
c04f5e5d 336{
daec78a0
ACM
337 if (perf_evsel__match(evsel, SOFTWARE, SW_CPU_CLOCK) ||
338 perf_evsel__match(evsel, SOFTWARE, SW_TASK_CLOCK))
c04f5e5d
IM
339 return 1;
340
341 return 0;
342}
343
dcd9936a
IM
344/*
345 * Update various tracking values we maintain to print
346 * more semantic information such as miss/hit ratios,
347 * instruction rates, etc:
348 */
56f0fd45
AK
349static void update_shadow_stats(struct perf_evsel *counter, u64 *count,
350 int cpu)
dcd9936a 351{
a0aa21e2
AK
352 int ctx = evsel_context(counter);
353
dcd9936a 354 if (perf_evsel__match(counter, SOFTWARE, SW_TASK_CLOCK))
56f0fd45 355 update_stats(&runtime_nsecs_stats[cpu], count[0]);
dcd9936a 356 else if (perf_evsel__match(counter, HARDWARE, HW_CPU_CYCLES))
a0aa21e2 357 update_stats(&runtime_cycles_stats[ctx][cpu], count[0]);
4c358d5c 358 else if (transaction_run && perf_stat_evsel__is(counter, CYCLES_IN_TX))
a0aa21e2 359 update_stats(&runtime_transaction_stats[ctx][cpu], count[0]);
4c358d5c 360 else if (transaction_run && perf_stat_evsel__is(counter, TRANSACTION_START))
a0aa21e2 361 update_stats(&runtime_transaction_stats[ctx][cpu], count[0]);
4c358d5c 362 else if (transaction_run && perf_stat_evsel__is(counter, ELISION_START))
a0aa21e2 363 update_stats(&runtime_elision_stats[ctx][cpu], count[0]);
d3d1e86d 364 else if (perf_evsel__match(counter, HARDWARE, HW_STALLED_CYCLES_FRONTEND))
a0aa21e2 365 update_stats(&runtime_stalled_cycles_front_stats[ctx][cpu], count[0]);
129c04cb 366 else if (perf_evsel__match(counter, HARDWARE, HW_STALLED_CYCLES_BACKEND))
a0aa21e2 367 update_stats(&runtime_stalled_cycles_back_stats[ctx][cpu], count[0]);
dcd9936a 368 else if (perf_evsel__match(counter, HARDWARE, HW_BRANCH_INSTRUCTIONS))
a0aa21e2 369 update_stats(&runtime_branches_stats[ctx][cpu], count[0]);
dcd9936a 370 else if (perf_evsel__match(counter, HARDWARE, HW_CACHE_REFERENCES))
a0aa21e2 371 update_stats(&runtime_cacherefs_stats[ctx][cpu], count[0]);
8bb6c79f 372 else if (perf_evsel__match(counter, HW_CACHE, HW_CACHE_L1D))
a0aa21e2 373 update_stats(&runtime_l1_dcache_stats[ctx][cpu], count[0]);
c3305257 374 else if (perf_evsel__match(counter, HW_CACHE, HW_CACHE_L1I))
a0aa21e2 375 update_stats(&runtime_ll_cache_stats[ctx][cpu], count[0]);
c3305257 376 else if (perf_evsel__match(counter, HW_CACHE, HW_CACHE_LL))
a0aa21e2 377 update_stats(&runtime_ll_cache_stats[ctx][cpu], count[0]);
c3305257 378 else if (perf_evsel__match(counter, HW_CACHE, HW_CACHE_DTLB))
a0aa21e2 379 update_stats(&runtime_dtlb_cache_stats[ctx][cpu], count[0]);
c3305257 380 else if (perf_evsel__match(counter, HW_CACHE, HW_CACHE_ITLB))
a0aa21e2 381 update_stats(&runtime_itlb_cache_stats[ctx][cpu], count[0]);
dcd9936a
IM
382}
383
779d0b99
JO
384static void zero_per_pkg(struct perf_evsel *counter)
385{
386 if (counter->per_pkg_mask)
387 memset(counter->per_pkg_mask, 0, MAX_NR_CPUS);
388}
389
390static int check_per_pkg(struct perf_evsel *counter, int cpu, bool *skip)
391{
392 unsigned long *mask = counter->per_pkg_mask;
393 struct cpu_map *cpus = perf_evsel__cpus(counter);
394 int s;
395
396 *skip = false;
397
398 if (!counter->per_pkg)
399 return 0;
400
401 if (cpu_map__empty(cpus))
402 return 0;
403
404 if (!mask) {
405 mask = zalloc(MAX_NR_CPUS);
406 if (!mask)
407 return -ENOMEM;
408
409 counter->per_pkg_mask = mask;
410 }
411
412 s = cpu_map__get_socket(cpus, cpu);
413 if (s < 0)
414 return -1;
415
416 *skip = test_and_set_bit(s, mask) == 1;
417 return 0;
418}
419
060c4f9c
JO
420static int read_cb(struct perf_evsel *evsel, int cpu, int thread __maybe_unused,
421 struct perf_counts_values *count)
422{
1971f59f 423 struct perf_counts_values *aggr = &evsel->counts->aggr;
779d0b99
JO
424 static struct perf_counts_values zero;
425 bool skip = false;
426
427 if (check_per_pkg(evsel, cpu, &skip)) {
428 pr_err("failed to read per-pkg counter\n");
429 return -1;
430 }
431
432 if (skip)
433 count = &zero;
1971f59f 434
060c4f9c
JO
435 switch (aggr_mode) {
436 case AGGR_CORE:
437 case AGGR_SOCKET:
438 case AGGR_NONE:
6c0345b7
JO
439 if (!evsel->snapshot)
440 perf_evsel__compute_deltas(evsel, cpu, count);
060c4f9c
JO
441 perf_counts_values__scale(count, scale, NULL);
442 evsel->counts->cpu[cpu] = *count;
56f0fd45
AK
443 if (aggr_mode == AGGR_NONE)
444 update_shadow_stats(evsel, count->values, cpu);
060c4f9c
JO
445 break;
446 case AGGR_GLOBAL:
1971f59f
JO
447 aggr->val += count->val;
448 if (scale) {
449 aggr->ena += count->ena;
450 aggr->run += count->run;
451 }
060c4f9c
JO
452 default:
453 break;
454 }
455
456 return 0;
457}
458
1971f59f
JO
459static int read_counter(struct perf_evsel *counter);
460
c04f5e5d 461/*
2996f5dd 462 * Read out the results of a single counter:
f5b4a9c3 463 * aggregate counts across CPUs in system-wide mode
c04f5e5d 464 */
c52b12ed 465static int read_counter_aggr(struct perf_evsel *counter)
c04f5e5d 466{
1971f59f 467 struct perf_counts_values *aggr = &counter->counts->aggr;
69aad6f1 468 struct perf_stat *ps = counter->priv;
c52b12ed
ACM
469 u64 *count = counter->counts->aggr.values;
470 int i;
2996f5dd 471
1971f59f
JO
472 aggr->val = aggr->ena = aggr->run = 0;
473
474 if (read_counter(counter))
c52b12ed 475 return -1;
9e9772c4 476
6c0345b7
JO
477 if (!counter->snapshot)
478 perf_evsel__compute_deltas(counter, -1, aggr);
1971f59f
JO
479 perf_counts_values__scale(aggr, scale, &counter->counts->scaled);
480
9e9772c4 481 for (i = 0; i < 3; i++)
69aad6f1 482 update_stats(&ps->res_stats[i], count[i]);
9e9772c4
PZ
483
484 if (verbose) {
4aa9015f 485 fprintf(output, "%s: %" PRIu64 " %" PRIu64 " %" PRIu64 "\n",
7289f83c 486 perf_evsel__name(counter), count[0], count[1], count[2]);
9e9772c4
PZ
487 }
488
be1ac0d8
IM
489 /*
490 * Save the full runtime - to allow normalization during printout:
491 */
56f0fd45 492 update_shadow_stats(counter, count, 0);
c52b12ed
ACM
493
494 return 0;
f5b4a9c3
SE
495}
496
497/*
498 * Read out the results of a single counter:
499 * do not aggregate counts across CPUs in system-wide mode
500 */
c52b12ed 501static int read_counter(struct perf_evsel *counter)
f5b4a9c3 502{
9bf1a529
JO
503 int nthreads = thread_map__nr(evsel_list->threads);
504 int ncpus = perf_evsel__nr_cpus(counter);
505 int cpu, thread;
f5b4a9c3 506
3b4331d9
SP
507 if (!counter->supported)
508 return -ENOENT;
509
9bf1a529
JO
510 if (counter->system_wide)
511 nthreads = 1;
512
779d0b99
JO
513 if (counter->per_pkg)
514 zero_per_pkg(counter);
515
9bf1a529
JO
516 for (thread = 0; thread < nthreads; thread++) {
517 for (cpu = 0; cpu < ncpus; cpu++) {
518 if (perf_evsel__read_cb(counter, cpu, thread, read_cb))
519 return -1;
520 }
f5b4a9c3 521 }
c52b12ed
ACM
522
523 return 0;
2996f5dd
IM
524}
525
13370a9b
SE
526static void print_interval(void)
527{
528 static int num_print_interval;
529 struct perf_evsel *counter;
530 struct perf_stat *ps;
531 struct timespec ts, rs;
532 char prefix[64];
533
86ee6e18 534 if (aggr_mode == AGGR_GLOBAL) {
0050f7aa 535 evlist__for_each(evsel_list, counter) {
13370a9b
SE
536 ps = counter->priv;
537 memset(ps->res_stats, 0, sizeof(ps->res_stats));
86ee6e18 538 read_counter_aggr(counter);
13370a9b 539 }
86ee6e18 540 } else {
0050f7aa 541 evlist__for_each(evsel_list, counter) {
13370a9b
SE
542 ps = counter->priv;
543 memset(ps->res_stats, 0, sizeof(ps->res_stats));
86ee6e18 544 read_counter(counter);
13370a9b
SE
545 }
546 }
86ee6e18 547
13370a9b
SE
548 clock_gettime(CLOCK_MONOTONIC, &ts);
549 diff_timespec(&rs, &ts, &ref_time);
550 sprintf(prefix, "%6lu.%09lu%s", rs.tv_sec, rs.tv_nsec, csv_sep);
551
552 if (num_print_interval == 0 && !csv_output) {
86ee6e18
SE
553 switch (aggr_mode) {
554 case AGGR_SOCKET:
410136f5 555 fprintf(output, "# time socket cpus counts %*s events\n", unit_width, "unit");
86ee6e18 556 break;
12c08a9f 557 case AGGR_CORE:
410136f5 558 fprintf(output, "# time core cpus counts %*s events\n", unit_width, "unit");
12c08a9f 559 break;
86ee6e18 560 case AGGR_NONE:
410136f5 561 fprintf(output, "# time CPU counts %*s events\n", unit_width, "unit");
86ee6e18
SE
562 break;
563 case AGGR_GLOBAL:
564 default:
410136f5 565 fprintf(output, "# time counts %*s events\n", unit_width, "unit");
86ee6e18 566 }
13370a9b
SE
567 }
568
569 if (++num_print_interval == 25)
570 num_print_interval = 0;
571
86ee6e18 572 switch (aggr_mode) {
12c08a9f 573 case AGGR_CORE:
86ee6e18
SE
574 case AGGR_SOCKET:
575 print_aggr(prefix);
576 break;
577 case AGGR_NONE:
0050f7aa 578 evlist__for_each(evsel_list, counter)
13370a9b 579 print_counter(counter, prefix);
86ee6e18
SE
580 break;
581 case AGGR_GLOBAL:
582 default:
0050f7aa 583 evlist__for_each(evsel_list, counter)
13370a9b
SE
584 print_counter_aggr(counter, prefix);
585 }
2bbf03f1
AK
586
587 fflush(output);
13370a9b
SE
588}
589
41191688
AK
590static void handle_initial_delay(void)
591{
592 struct perf_evsel *counter;
593
594 if (initial_delay) {
595 const int ncpus = cpu_map__nr(evsel_list->cpus),
596 nthreads = thread_map__nr(evsel_list->threads);
597
598 usleep(initial_delay * 1000);
0050f7aa 599 evlist__for_each(evsel_list, counter)
41191688
AK
600 perf_evsel__enable(counter, ncpus, nthreads);
601 }
602}
603
f33cbe72 604static volatile int workload_exec_errno;
6af206fd
ACM
605
606/*
607 * perf_evlist__prepare_workload will send a SIGUSR1
608 * if the fork fails, since we asked by setting its
609 * want_signal to true.
610 */
f33cbe72
ACM
611static void workload_exec_failed_signal(int signo __maybe_unused, siginfo_t *info,
612 void *ucontext __maybe_unused)
6af206fd 613{
f33cbe72 614 workload_exec_errno = info->si_value.sival_int;
6af206fd
ACM
615}
616
acf28922 617static int __run_perf_stat(int argc, const char **argv)
42202dd5 618{
56e52e85 619 char msg[512];
42202dd5 620 unsigned long long t0, t1;
cac21425 621 struct perf_evsel *counter;
13370a9b 622 struct timespec ts;
410136f5 623 size_t l;
42202dd5 624 int status = 0;
6be2850e 625 const bool forks = (argc > 0);
42202dd5 626
13370a9b
SE
627 if (interval) {
628 ts.tv_sec = interval / 1000;
629 ts.tv_nsec = (interval % 1000) * 1000000;
630 } else {
631 ts.tv_sec = 1;
632 ts.tv_nsec = 0;
633 }
634
60666c63 635 if (forks) {
735f7e0b
ACM
636 if (perf_evlist__prepare_workload(evsel_list, &target, argv, false,
637 workload_exec_failed_signal) < 0) {
acf28922
NK
638 perror("failed to prepare workload");
639 return -1;
60666c63 640 }
d20a47e7 641 child_pid = evsel_list->workload.pid;
051ae7f7
PM
642 }
643
6a4bb04c 644 if (group)
63dab225 645 perf_evlist__set_leader(evsel_list);
6a4bb04c 646
0050f7aa 647 evlist__for_each(evsel_list, counter) {
cac21425 648 if (create_perf_stat_counter(counter) < 0) {
979987a5
DA
649 /*
650 * PPC returns ENXIO for HW counters until 2.6.37
651 * (behavior changed with commit b0a873e).
652 */
38f6ae1e 653 if (errno == EINVAL || errno == ENOSYS ||
979987a5
DA
654 errno == ENOENT || errno == EOPNOTSUPP ||
655 errno == ENXIO) {
c63ca0c0
DA
656 if (verbose)
657 ui__warning("%s event is not supported by the kernel.\n",
7289f83c 658 perf_evsel__name(counter));
2cee77c4 659 counter->supported = false;
ede70290 660 continue;
c63ca0c0 661 }
ede70290 662
56e52e85
ACM
663 perf_evsel__open_strerror(counter, &target,
664 errno, msg, sizeof(msg));
665 ui__error("%s\n", msg);
666
48290609
ACM
667 if (child_pid != -1)
668 kill(child_pid, SIGTERM);
fceda7fe 669
48290609
ACM
670 return -1;
671 }
2cee77c4 672 counter->supported = true;
410136f5
SE
673
674 l = strlen(counter->unit);
675 if (l > unit_width)
676 unit_width = l;
084ab9f8 677 }
42202dd5 678
23d4aad4
ACM
679 if (perf_evlist__apply_filters(evsel_list, &counter)) {
680 error("failed to set filter \"%s\" on event %s with %d (%s)\n",
681 counter->filter, perf_evsel__name(counter), errno,
759e612b 682 strerror_r(errno, msg, sizeof(msg)));
cfd748ae
FW
683 return -1;
684 }
685
42202dd5
IM
686 /*
687 * Enable counters and exec the command:
688 */
689 t0 = rdclock();
13370a9b 690 clock_gettime(CLOCK_MONOTONIC, &ref_time);
42202dd5 691
60666c63 692 if (forks) {
acf28922 693 perf_evlist__start_workload(evsel_list);
41191688 694 handle_initial_delay();
acf28922 695
13370a9b
SE
696 if (interval) {
697 while (!waitpid(child_pid, &status, WNOHANG)) {
698 nanosleep(&ts, NULL);
699 print_interval();
700 }
701 }
60666c63 702 wait(&status);
6af206fd 703
f33cbe72
ACM
704 if (workload_exec_errno) {
705 const char *emsg = strerror_r(workload_exec_errno, msg, sizeof(msg));
706 pr_err("Workload failed: %s\n", emsg);
6af206fd 707 return -1;
f33cbe72 708 }
6af206fd 709
33e49ea7
AK
710 if (WIFSIGNALED(status))
711 psignal(WTERMSIG(status), argv[0]);
60666c63 712 } else {
41191688 713 handle_initial_delay();
13370a9b
SE
714 while (!done) {
715 nanosleep(&ts, NULL);
716 if (interval)
717 print_interval();
718 }
60666c63 719 }
42202dd5 720
42202dd5
IM
721 t1 = rdclock();
722
9e9772c4 723 update_stats(&walltime_nsecs_stats, t1 - t0);
42202dd5 724
86ee6e18 725 if (aggr_mode == AGGR_GLOBAL) {
0050f7aa 726 evlist__for_each(evsel_list, counter) {
f5b4a9c3 727 read_counter_aggr(counter);
7ae92e74 728 perf_evsel__close_fd(counter, perf_evsel__nr_cpus(counter),
b3a319d5 729 thread_map__nr(evsel_list->threads));
c52b12ed 730 }
86ee6e18 731 } else {
0050f7aa 732 evlist__for_each(evsel_list, counter) {
86ee6e18
SE
733 read_counter(counter);
734 perf_evsel__close_fd(counter, perf_evsel__nr_cpus(counter), 1);
735 }
f5b4a9c3 736 }
c52b12ed 737
42202dd5
IM
738 return WEXITSTATUS(status);
739}
740
41cde476 741static int run_perf_stat(int argc, const char **argv)
1f16c575
PZ
742{
743 int ret;
744
745 if (pre_cmd) {
746 ret = system(pre_cmd);
747 if (ret)
748 return ret;
749 }
750
751 if (sync_run)
752 sync();
753
754 ret = __run_perf_stat(argc, argv);
755 if (ret)
756 return ret;
757
758 if (post_cmd) {
759 ret = system(post_cmd);
760 if (ret)
761 return ret;
762 }
763
764 return ret;
765}
766
d73515c0
AK
767static void print_running(u64 run, u64 ena)
768{
769 if (csv_output) {
770 fprintf(output, "%s%" PRIu64 "%s%.2f",
771 csv_sep,
772 run,
773 csv_sep,
774 ena ? 100.0 * run / ena : 100.0);
775 } else if (run != ena) {
776 fprintf(output, " (%.2f%%)", 100.0 * run / ena);
777 }
778}
779
f99844cb
IM
780static void print_noise_pct(double total, double avg)
781{
0007ecea 782 double pct = rel_stddev_stats(total, avg);
f99844cb 783
3ae9a34d 784 if (csv_output)
4aa9015f 785 fprintf(output, "%s%.2f%%", csv_sep, pct);
a1bca6cc 786 else if (pct)
4aa9015f 787 fprintf(output, " ( +-%6.2f%% )", pct);
f99844cb
IM
788}
789
69aad6f1 790static void print_noise(struct perf_evsel *evsel, double avg)
42202dd5 791{
69aad6f1
ACM
792 struct perf_stat *ps;
793
849abde9
PZ
794 if (run_count == 1)
795 return;
796
69aad6f1 797 ps = evsel->priv;
f99844cb 798 print_noise_pct(stddev_stats(&ps->res_stats[0]), avg);
42202dd5
IM
799}
800
12c08a9f 801static void aggr_printout(struct perf_evsel *evsel, int id, int nr)
44175b6f 802{
86ee6e18 803 switch (aggr_mode) {
12c08a9f
SE
804 case AGGR_CORE:
805 fprintf(output, "S%d-C%*d%s%*d%s",
806 cpu_map__id_to_socket(id),
807 csv_output ? 0 : -8,
808 cpu_map__id_to_cpu(id),
809 csv_sep,
810 csv_output ? 0 : 4,
811 nr,
812 csv_sep);
813 break;
86ee6e18
SE
814 case AGGR_SOCKET:
815 fprintf(output, "S%*d%s%*d%s",
d7e7a451 816 csv_output ? 0 : -5,
12c08a9f 817 id,
d7e7a451
SE
818 csv_sep,
819 csv_output ? 0 : 4,
820 nr,
821 csv_sep);
86ee6e18
SE
822 break;
823 case AGGR_NONE:
824 fprintf(output, "CPU%*d%s",
d7470b6a 825 csv_output ? 0 : -4,
12c08a9f 826 perf_evsel__cpus(evsel)->map[id], csv_sep);
86ee6e18
SE
827 break;
828 case AGGR_GLOBAL:
829 default:
830 break;
831 }
832}
833
da88c7f7 834static void nsec_printout(int id, int nr, struct perf_evsel *evsel, double avg)
86ee6e18
SE
835{
836 double msecs = avg / 1e6;
410136f5 837 const char *fmt_v, *fmt_n;
4bbe5a61 838 char name[25];
86ee6e18 839
410136f5
SE
840 fmt_v = csv_output ? "%.6f%s" : "%18.6f%s";
841 fmt_n = csv_output ? "%s" : "%-25s";
842
da88c7f7 843 aggr_printout(evsel, id, nr);
d7470b6a 844
4bbe5a61
DA
845 scnprintf(name, sizeof(name), "%s%s",
846 perf_evsel__name(evsel), csv_output ? "" : " (msec)");
410136f5
SE
847
848 fprintf(output, fmt_v, msecs, csv_sep);
849
850 if (csv_output)
851 fprintf(output, "%s%s", evsel->unit, csv_sep);
852 else
853 fprintf(output, "%-*s%s", unit_width, evsel->unit, csv_sep);
854
855 fprintf(output, fmt_n, name);
d7470b6a 856
023695d9 857 if (evsel->cgrp)
4aa9015f 858 fprintf(output, "%s%s", csv_sep, evsel->cgrp->name);
023695d9 859
13370a9b 860 if (csv_output || interval)
d7470b6a 861 return;
44175b6f 862
daec78a0 863 if (perf_evsel__match(evsel, SOFTWARE, SW_TASK_CLOCK))
4aa9015f
SE
864 fprintf(output, " # %8.3f CPUs utilized ",
865 avg / avg_stats(&walltime_nsecs_stats));
9dac6a29
NK
866 else
867 fprintf(output, " ");
44175b6f
IM
868}
869
15e6392f
NK
870/* used for get_ratio_color() */
871enum grc_type {
872 GRC_STALLED_CYCLES_FE,
873 GRC_STALLED_CYCLES_BE,
874 GRC_CACHE_MISSES,
875 GRC_MAX_NR
876};
877
878static const char *get_ratio_color(enum grc_type type, double ratio)
879{
880 static const double grc_table[GRC_MAX_NR][3] = {
881 [GRC_STALLED_CYCLES_FE] = { 50.0, 30.0, 10.0 },
882 [GRC_STALLED_CYCLES_BE] = { 75.0, 50.0, 20.0 },
883 [GRC_CACHE_MISSES] = { 20.0, 10.0, 5.0 },
884 };
885 const char *color = PERF_COLOR_NORMAL;
886
887 if (ratio > grc_table[type][0])
888 color = PERF_COLOR_RED;
889 else if (ratio > grc_table[type][1])
890 color = PERF_COLOR_MAGENTA;
891 else if (ratio > grc_table[type][2])
892 color = PERF_COLOR_YELLOW;
893
894 return color;
895}
896
1d037ca1
IT
897static void print_stalled_cycles_frontend(int cpu,
898 struct perf_evsel *evsel
899 __maybe_unused, double avg)
d3d1e86d
IM
900{
901 double total, ratio = 0.0;
902 const char *color;
a0aa21e2 903 int ctx = evsel_context(evsel);
d3d1e86d 904
a0aa21e2 905 total = avg_stats(&runtime_cycles_stats[ctx][cpu]);
d3d1e86d
IM
906
907 if (total)
908 ratio = avg / total * 100.0;
909
15e6392f 910 color = get_ratio_color(GRC_STALLED_CYCLES_FE, ratio);
d3d1e86d 911
4aa9015f
SE
912 fprintf(output, " # ");
913 color_fprintf(output, color, "%6.2f%%", ratio);
914 fprintf(output, " frontend cycles idle ");
d3d1e86d
IM
915}
916
1d037ca1
IT
917static void print_stalled_cycles_backend(int cpu,
918 struct perf_evsel *evsel
919 __maybe_unused, double avg)
a5d243d0
IM
920{
921 double total, ratio = 0.0;
922 const char *color;
a0aa21e2 923 int ctx = evsel_context(evsel);
a5d243d0 924
a0aa21e2 925 total = avg_stats(&runtime_cycles_stats[ctx][cpu]);
a5d243d0
IM
926
927 if (total)
928 ratio = avg / total * 100.0;
929
15e6392f 930 color = get_ratio_color(GRC_STALLED_CYCLES_BE, ratio);
a5d243d0 931
4aa9015f
SE
932 fprintf(output, " # ");
933 color_fprintf(output, color, "%6.2f%%", ratio);
934 fprintf(output, " backend cycles idle ");
a5d243d0
IM
935}
936
1d037ca1
IT
937static void print_branch_misses(int cpu,
938 struct perf_evsel *evsel __maybe_unused,
939 double avg)
c78df6c1
IM
940{
941 double total, ratio = 0.0;
942 const char *color;
a0aa21e2 943 int ctx = evsel_context(evsel);
c78df6c1 944
a0aa21e2 945 total = avg_stats(&runtime_branches_stats[ctx][cpu]);
c78df6c1
IM
946
947 if (total)
948 ratio = avg / total * 100.0;
949
15e6392f 950 color = get_ratio_color(GRC_CACHE_MISSES, ratio);
c78df6c1 951
4aa9015f
SE
952 fprintf(output, " # ");
953 color_fprintf(output, color, "%6.2f%%", ratio);
954 fprintf(output, " of all branches ");
c78df6c1
IM
955}
956
1d037ca1
IT
957static void print_l1_dcache_misses(int cpu,
958 struct perf_evsel *evsel __maybe_unused,
959 double avg)
8bb6c79f
IM
960{
961 double total, ratio = 0.0;
962 const char *color;
a0aa21e2 963 int ctx = evsel_context(evsel);
8bb6c79f 964
a0aa21e2 965 total = avg_stats(&runtime_l1_dcache_stats[ctx][cpu]);
8bb6c79f
IM
966
967 if (total)
968 ratio = avg / total * 100.0;
969
15e6392f 970 color = get_ratio_color(GRC_CACHE_MISSES, ratio);
8bb6c79f 971
4aa9015f
SE
972 fprintf(output, " # ");
973 color_fprintf(output, color, "%6.2f%%", ratio);
974 fprintf(output, " of all L1-dcache hits ");
8bb6c79f
IM
975}
976
1d037ca1
IT
977static void print_l1_icache_misses(int cpu,
978 struct perf_evsel *evsel __maybe_unused,
979 double avg)
c3305257
IM
980{
981 double total, ratio = 0.0;
982 const char *color;
a0aa21e2 983 int ctx = evsel_context(evsel);
c3305257 984
a0aa21e2 985 total = avg_stats(&runtime_l1_icache_stats[ctx][cpu]);
c3305257
IM
986
987 if (total)
988 ratio = avg / total * 100.0;
989
15e6392f 990 color = get_ratio_color(GRC_CACHE_MISSES, ratio);
c3305257 991
4aa9015f
SE
992 fprintf(output, " # ");
993 color_fprintf(output, color, "%6.2f%%", ratio);
994 fprintf(output, " of all L1-icache hits ");
c3305257
IM
995}
996
1d037ca1
IT
997static void print_dtlb_cache_misses(int cpu,
998 struct perf_evsel *evsel __maybe_unused,
999 double avg)
c3305257
IM
1000{
1001 double total, ratio = 0.0;
1002 const char *color;
a0aa21e2 1003 int ctx = evsel_context(evsel);
c3305257 1004
a0aa21e2 1005 total = avg_stats(&runtime_dtlb_cache_stats[ctx][cpu]);
c3305257
IM
1006
1007 if (total)
1008 ratio = avg / total * 100.0;
1009
15e6392f 1010 color = get_ratio_color(GRC_CACHE_MISSES, ratio);
c3305257 1011
4aa9015f
SE
1012 fprintf(output, " # ");
1013 color_fprintf(output, color, "%6.2f%%", ratio);
1014 fprintf(output, " of all dTLB cache hits ");
c3305257
IM
1015}
1016
1d037ca1
IT
1017static void print_itlb_cache_misses(int cpu,
1018 struct perf_evsel *evsel __maybe_unused,
1019 double avg)
c3305257
IM
1020{
1021 double total, ratio = 0.0;
1022 const char *color;
a0aa21e2 1023 int ctx = evsel_context(evsel);
c3305257 1024
a0aa21e2 1025 total = avg_stats(&runtime_itlb_cache_stats[ctx][cpu]);
c3305257
IM
1026
1027 if (total)
1028 ratio = avg / total * 100.0;
1029
15e6392f 1030 color = get_ratio_color(GRC_CACHE_MISSES, ratio);
c3305257 1031
4aa9015f
SE
1032 fprintf(output, " # ");
1033 color_fprintf(output, color, "%6.2f%%", ratio);
1034 fprintf(output, " of all iTLB cache hits ");
c3305257
IM
1035}
1036
1d037ca1
IT
1037static void print_ll_cache_misses(int cpu,
1038 struct perf_evsel *evsel __maybe_unused,
1039 double avg)
c3305257
IM
1040{
1041 double total, ratio = 0.0;
1042 const char *color;
a0aa21e2 1043 int ctx = evsel_context(evsel);
c3305257 1044
a0aa21e2 1045 total = avg_stats(&runtime_ll_cache_stats[ctx][cpu]);
c3305257
IM
1046
1047 if (total)
1048 ratio = avg / total * 100.0;
1049
15e6392f 1050 color = get_ratio_color(GRC_CACHE_MISSES, ratio);
c3305257 1051
4aa9015f
SE
1052 fprintf(output, " # ");
1053 color_fprintf(output, color, "%6.2f%%", ratio);
1054 fprintf(output, " of all LL-cache hits ");
c3305257
IM
1055}
1056
da88c7f7 1057static void abs_printout(int id, int nr, struct perf_evsel *evsel, double avg)
44175b6f 1058{
4cabc3d1 1059 double total, ratio = 0.0, total2;
410136f5 1060 double sc = evsel->scale;
d7470b6a 1061 const char *fmt;
da88c7f7 1062 int cpu = cpu_map__id_to_cpu(id);
a0aa21e2 1063 int ctx = evsel_context(evsel);
d7470b6a 1064
410136f5
SE
1065 if (csv_output) {
1066 fmt = sc != 1.0 ? "%.2f%s" : "%.0f%s";
1067 } else {
1068 if (big_num)
1069 fmt = sc != 1.0 ? "%'18.2f%s" : "%'18.0f%s";
1070 else
1071 fmt = sc != 1.0 ? "%18.2f%s" : "%18.0f%s";
1072 }
f5b4a9c3 1073
da88c7f7 1074 aggr_printout(evsel, id, nr);
86ee6e18
SE
1075
1076 if (aggr_mode == AGGR_GLOBAL)
f5b4a9c3 1077 cpu = 0;
c7f7fea3 1078
410136f5
SE
1079 fprintf(output, fmt, avg, csv_sep);
1080
1081 if (evsel->unit)
1082 fprintf(output, "%-*s%s",
1083 csv_output ? 0 : unit_width,
1084 evsel->unit, csv_sep);
1085
1086 fprintf(output, "%-*s", csv_output ? 0 : 25, perf_evsel__name(evsel));
d7470b6a 1087
023695d9 1088 if (evsel->cgrp)
4aa9015f 1089 fprintf(output, "%s%s", csv_sep, evsel->cgrp->name);
023695d9 1090
13370a9b 1091 if (csv_output || interval)
d7470b6a 1092 return;
44175b6f 1093
daec78a0 1094 if (perf_evsel__match(evsel, HARDWARE, HW_INSTRUCTIONS)) {
a0aa21e2 1095 total = avg_stats(&runtime_cycles_stats[ctx][cpu]);
3e7a0817 1096 if (total) {
c7f7fea3 1097 ratio = avg / total;
3e7a0817 1098 fprintf(output, " # %5.2f insns per cycle ", ratio);
79103528
AK
1099 } else {
1100 fprintf(output, " ");
3e7a0817 1101 }
a0aa21e2
AK
1102 total = avg_stats(&runtime_stalled_cycles_front_stats[ctx][cpu]);
1103 total = max(total, avg_stats(&runtime_stalled_cycles_back_stats[ctx][cpu]));
481f988a
IM
1104
1105 if (total && avg) {
1106 ratio = total / avg;
410136f5
SE
1107 fprintf(output, "\n");
1108 if (aggr_mode == AGGR_NONE)
1109 fprintf(output, " ");
1110 fprintf(output, " # %5.2f stalled cycles per insn", ratio);
481f988a
IM
1111 }
1112
daec78a0 1113 } else if (perf_evsel__match(evsel, HARDWARE, HW_BRANCH_MISSES) &&
a0aa21e2 1114 runtime_branches_stats[ctx][cpu].n != 0) {
c78df6c1 1115 print_branch_misses(cpu, evsel, avg);
8bb6c79f
IM
1116 } else if (
1117 evsel->attr.type == PERF_TYPE_HW_CACHE &&
1118 evsel->attr.config == ( PERF_COUNT_HW_CACHE_L1D |
1119 ((PERF_COUNT_HW_CACHE_OP_READ) << 8) |
1120 ((PERF_COUNT_HW_CACHE_RESULT_MISS) << 16)) &&
a0aa21e2 1121 runtime_l1_dcache_stats[ctx][cpu].n != 0) {
8bb6c79f 1122 print_l1_dcache_misses(cpu, evsel, avg);
c3305257
IM
1123 } else if (
1124 evsel->attr.type == PERF_TYPE_HW_CACHE &&
1125 evsel->attr.config == ( PERF_COUNT_HW_CACHE_L1I |
1126 ((PERF_COUNT_HW_CACHE_OP_READ) << 8) |
1127 ((PERF_COUNT_HW_CACHE_RESULT_MISS) << 16)) &&
a0aa21e2 1128 runtime_l1_icache_stats[ctx][cpu].n != 0) {
c3305257
IM
1129 print_l1_icache_misses(cpu, evsel, avg);
1130 } else if (
1131 evsel->attr.type == PERF_TYPE_HW_CACHE &&
1132 evsel->attr.config == ( PERF_COUNT_HW_CACHE_DTLB |
1133 ((PERF_COUNT_HW_CACHE_OP_READ) << 8) |
1134 ((PERF_COUNT_HW_CACHE_RESULT_MISS) << 16)) &&
a0aa21e2 1135 runtime_dtlb_cache_stats[ctx][cpu].n != 0) {
c3305257
IM
1136 print_dtlb_cache_misses(cpu, evsel, avg);
1137 } else if (
1138 evsel->attr.type == PERF_TYPE_HW_CACHE &&
1139 evsel->attr.config == ( PERF_COUNT_HW_CACHE_ITLB |
1140 ((PERF_COUNT_HW_CACHE_OP_READ) << 8) |
1141 ((PERF_COUNT_HW_CACHE_RESULT_MISS) << 16)) &&
a0aa21e2 1142 runtime_itlb_cache_stats[ctx][cpu].n != 0) {
c3305257
IM
1143 print_itlb_cache_misses(cpu, evsel, avg);
1144 } else if (
1145 evsel->attr.type == PERF_TYPE_HW_CACHE &&
1146 evsel->attr.config == ( PERF_COUNT_HW_CACHE_LL |
1147 ((PERF_COUNT_HW_CACHE_OP_READ) << 8) |
1148 ((PERF_COUNT_HW_CACHE_RESULT_MISS) << 16)) &&
a0aa21e2 1149 runtime_ll_cache_stats[ctx][cpu].n != 0) {
c3305257 1150 print_ll_cache_misses(cpu, evsel, avg);
d58f4c82 1151 } else if (perf_evsel__match(evsel, HARDWARE, HW_CACHE_MISSES) &&
a0aa21e2
AK
1152 runtime_cacherefs_stats[ctx][cpu].n != 0) {
1153 total = avg_stats(&runtime_cacherefs_stats[ctx][cpu]);
d58f4c82
IM
1154
1155 if (total)
1156 ratio = avg * 100 / total;
1157
4aa9015f 1158 fprintf(output, " # %8.3f %% of all cache refs ", ratio);
d58f4c82 1159
d3d1e86d
IM
1160 } else if (perf_evsel__match(evsel, HARDWARE, HW_STALLED_CYCLES_FRONTEND)) {
1161 print_stalled_cycles_frontend(cpu, evsel, avg);
129c04cb 1162 } else if (perf_evsel__match(evsel, HARDWARE, HW_STALLED_CYCLES_BACKEND)) {
d3d1e86d 1163 print_stalled_cycles_backend(cpu, evsel, avg);
481f988a 1164 } else if (perf_evsel__match(evsel, HARDWARE, HW_CPU_CYCLES)) {
f5b4a9c3 1165 total = avg_stats(&runtime_nsecs_stats[cpu]);
c7f7fea3 1166
c458fe62
RR
1167 if (total) {
1168 ratio = avg / total;
1169 fprintf(output, " # %8.3f GHz ", ratio);
79103528
AK
1170 } else {
1171 fprintf(output, " ");
c458fe62 1172 }
4c358d5c 1173 } else if (transaction_run && perf_stat_evsel__is(evsel, CYCLES_IN_TX)) {
a0aa21e2 1174 total = avg_stats(&runtime_cycles_stats[ctx][cpu]);
4cabc3d1
AK
1175 if (total)
1176 fprintf(output,
1177 " # %5.2f%% transactional cycles ",
1178 100.0 * (avg / total));
4c358d5c 1179 } else if (transaction_run && perf_stat_evsel__is(evsel, CYCLES_IN_TX_CP)) {
a0aa21e2
AK
1180 total = avg_stats(&runtime_cycles_stats[ctx][cpu]);
1181 total2 = avg_stats(&runtime_cycles_in_tx_stats[ctx][cpu]);
4cabc3d1
AK
1182 if (total2 < avg)
1183 total2 = avg;
1184 if (total)
1185 fprintf(output,
1186 " # %5.2f%% aborted cycles ",
1187 100.0 * ((total2-avg) / total));
4c358d5c 1188 } else if (transaction_run && perf_stat_evsel__is(evsel, TRANSACTION_START) &&
4cabc3d1 1189 avg > 0 &&
a0aa21e2
AK
1190 runtime_cycles_in_tx_stats[ctx][cpu].n != 0) {
1191 total = avg_stats(&runtime_cycles_in_tx_stats[ctx][cpu]);
4cabc3d1
AK
1192
1193 if (total)
1194 ratio = total / avg;
1195
1196 fprintf(output, " # %8.0f cycles / transaction ", ratio);
4c358d5c 1197 } else if (transaction_run && perf_stat_evsel__is(evsel, ELISION_START) &&
4cabc3d1 1198 avg > 0 &&
a0aa21e2
AK
1199 runtime_cycles_in_tx_stats[ctx][cpu].n != 0) {
1200 total = avg_stats(&runtime_cycles_in_tx_stats[ctx][cpu]);
4cabc3d1
AK
1201
1202 if (total)
1203 ratio = total / avg;
1204
1205 fprintf(output, " # %8.0f cycles / elision ", ratio);
481f988a 1206 } else if (runtime_nsecs_stats[cpu].n != 0) {
5fde2523
NK
1207 char unit = 'M';
1208
481f988a 1209 total = avg_stats(&runtime_nsecs_stats[cpu]);
11ba2b85
IM
1210
1211 if (total)
481f988a 1212 ratio = 1000.0 * avg / total;
5fde2523
NK
1213 if (ratio < 0.001) {
1214 ratio *= 1000;
1215 unit = 'K';
1216 }
11ba2b85 1217
5fde2523 1218 fprintf(output, " # %8.3f %c/sec ", ratio, unit);
a5d243d0 1219 } else {
4aa9015f 1220 fprintf(output, " ");
44175b6f 1221 }
44175b6f
IM
1222}
1223
86ee6e18 1224static void print_aggr(char *prefix)
d7e7a451
SE
1225{
1226 struct perf_evsel *counter;
582ec082 1227 int cpu, cpu2, s, s2, id, nr;
410136f5 1228 double uval;
d7e7a451 1229 u64 ena, run, val;
d7e7a451 1230
86ee6e18 1231 if (!(aggr_map || aggr_get_id))
d7e7a451
SE
1232 return;
1233
86ee6e18
SE
1234 for (s = 0; s < aggr_map->nr; s++) {
1235 id = aggr_map->map[s];
0050f7aa 1236 evlist__for_each(evsel_list, counter) {
d7e7a451
SE
1237 val = ena = run = 0;
1238 nr = 0;
1239 for (cpu = 0; cpu < perf_evsel__nr_cpus(counter); cpu++) {
582ec082
SE
1240 cpu2 = perf_evsel__cpus(counter)->map[cpu];
1241 s2 = aggr_get_id(evsel_list->cpus, cpu2);
86ee6e18 1242 if (s2 != id)
d7e7a451
SE
1243 continue;
1244 val += counter->counts->cpu[cpu].val;
1245 ena += counter->counts->cpu[cpu].ena;
1246 run += counter->counts->cpu[cpu].run;
1247 nr++;
1248 }
1249 if (prefix)
1250 fprintf(output, "%s", prefix);
1251
1252 if (run == 0 || ena == 0) {
582ec082 1253 aggr_printout(counter, id, nr);
86ee6e18 1254
410136f5 1255 fprintf(output, "%*s%s",
d7e7a451
SE
1256 csv_output ? 0 : 18,
1257 counter->supported ? CNTR_NOT_COUNTED : CNTR_NOT_SUPPORTED,
410136f5
SE
1258 csv_sep);
1259
1260 fprintf(output, "%-*s%s",
1261 csv_output ? 0 : unit_width,
1262 counter->unit, csv_sep);
1263
1264 fprintf(output, "%*s",
1265 csv_output ? 0 : -25,
d7e7a451 1266 perf_evsel__name(counter));
86ee6e18 1267
d7e7a451
SE
1268 if (counter->cgrp)
1269 fprintf(output, "%s%s",
1270 csv_sep, counter->cgrp->name);
1271
d73515c0 1272 print_running(run, ena);
d7e7a451
SE
1273 fputc('\n', output);
1274 continue;
1275 }
410136f5 1276 uval = val * counter->scale;
d7e7a451
SE
1277
1278 if (nsec_counter(counter))
410136f5 1279 nsec_printout(id, nr, counter, uval);
d7e7a451 1280 else
410136f5 1281 abs_printout(id, nr, counter, uval);
d7e7a451 1282
d73515c0 1283 if (!csv_output)
d7e7a451
SE
1284 print_noise(counter, 1.0);
1285
d73515c0 1286 print_running(run, ena);
d7e7a451
SE
1287 fputc('\n', output);
1288 }
1289 }
1290}
1291
2996f5dd
IM
1292/*
1293 * Print out the results of a single counter:
f5b4a9c3 1294 * aggregated counts in system-wide mode
2996f5dd 1295 */
13370a9b 1296static void print_counter_aggr(struct perf_evsel *counter, char *prefix)
2996f5dd 1297{
69aad6f1
ACM
1298 struct perf_stat *ps = counter->priv;
1299 double avg = avg_stats(&ps->res_stats[0]);
c52b12ed 1300 int scaled = counter->counts->scaled;
410136f5 1301 double uval;
d73515c0
AK
1302 double avg_enabled, avg_running;
1303
1304 avg_enabled = avg_stats(&ps->res_stats[1]);
1305 avg_running = avg_stats(&ps->res_stats[2]);
2996f5dd 1306
13370a9b
SE
1307 if (prefix)
1308 fprintf(output, "%s", prefix);
1309
3b4331d9 1310 if (scaled == -1 || !counter->supported) {
410136f5 1311 fprintf(output, "%*s%s",
d7470b6a 1312 csv_output ? 0 : 18,
2cee77c4 1313 counter->supported ? CNTR_NOT_COUNTED : CNTR_NOT_SUPPORTED,
410136f5
SE
1314 csv_sep);
1315 fprintf(output, "%-*s%s",
1316 csv_output ? 0 : unit_width,
1317 counter->unit, csv_sep);
1318 fprintf(output, "%*s",
1319 csv_output ? 0 : -25,
7289f83c 1320 perf_evsel__name(counter));
023695d9
SE
1321
1322 if (counter->cgrp)
4aa9015f 1323 fprintf(output, "%s%s", csv_sep, counter->cgrp->name);
023695d9 1324
d73515c0 1325 print_running(avg_running, avg_enabled);
4aa9015f 1326 fputc('\n', output);
2996f5dd
IM
1327 return;
1328 }
c04f5e5d 1329
410136f5
SE
1330 uval = avg * counter->scale;
1331
44175b6f 1332 if (nsec_counter(counter))
410136f5 1333 nsec_printout(-1, 0, counter, uval);
44175b6f 1334 else
410136f5 1335 abs_printout(-1, 0, counter, uval);
849abde9 1336
3ae9a34d
ZH
1337 print_noise(counter, avg);
1338
d73515c0 1339 print_running(avg_running, avg_enabled);
4aa9015f 1340 fprintf(output, "\n");
c04f5e5d
IM
1341}
1342
f5b4a9c3
SE
1343/*
1344 * Print out the results of a single counter:
1345 * does not use aggregated count in system-wide
1346 */
13370a9b 1347static void print_counter(struct perf_evsel *counter, char *prefix)
f5b4a9c3
SE
1348{
1349 u64 ena, run, val;
410136f5 1350 double uval;
f5b4a9c3
SE
1351 int cpu;
1352
7ae92e74 1353 for (cpu = 0; cpu < perf_evsel__nr_cpus(counter); cpu++) {
c52b12ed
ACM
1354 val = counter->counts->cpu[cpu].val;
1355 ena = counter->counts->cpu[cpu].ena;
1356 run = counter->counts->cpu[cpu].run;
13370a9b
SE
1357
1358 if (prefix)
1359 fprintf(output, "%s", prefix);
1360
f5b4a9c3 1361 if (run == 0 || ena == 0) {
410136f5 1362 fprintf(output, "CPU%*d%s%*s%s",
d7470b6a 1363 csv_output ? 0 : -4,
7ae92e74 1364 perf_evsel__cpus(counter)->map[cpu], csv_sep,
d7470b6a 1365 csv_output ? 0 : 18,
2cee77c4 1366 counter->supported ? CNTR_NOT_COUNTED : CNTR_NOT_SUPPORTED,
410136f5
SE
1367 csv_sep);
1368
1369 fprintf(output, "%-*s%s",
1370 csv_output ? 0 : unit_width,
1371 counter->unit, csv_sep);
1372
1373 fprintf(output, "%*s",
1374 csv_output ? 0 : -25,
1375 perf_evsel__name(counter));
f5b4a9c3 1376
023695d9 1377 if (counter->cgrp)
4aa9015f
SE
1378 fprintf(output, "%s%s",
1379 csv_sep, counter->cgrp->name);
023695d9 1380
d73515c0 1381 print_running(run, ena);
4aa9015f 1382 fputc('\n', output);
f5b4a9c3
SE
1383 continue;
1384 }
1385
410136f5
SE
1386 uval = val * counter->scale;
1387
f5b4a9c3 1388 if (nsec_counter(counter))
410136f5 1389 nsec_printout(cpu, 0, counter, uval);
f5b4a9c3 1390 else
410136f5 1391 abs_printout(cpu, 0, counter, uval);
f5b4a9c3 1392
d73515c0 1393 if (!csv_output)
d7470b6a 1394 print_noise(counter, 1.0);
d73515c0 1395 print_running(run, ena);
f5b4a9c3 1396
4aa9015f 1397 fputc('\n', output);
f5b4a9c3
SE
1398 }
1399}
1400
42202dd5
IM
1401static void print_stat(int argc, const char **argv)
1402{
69aad6f1
ACM
1403 struct perf_evsel *counter;
1404 int i;
42202dd5 1405
ddcacfa0
IM
1406 fflush(stdout);
1407
d7470b6a 1408 if (!csv_output) {
4aa9015f
SE
1409 fprintf(output, "\n");
1410 fprintf(output, " Performance counter stats for ");
62d3b617
DA
1411 if (target.system_wide)
1412 fprintf(output, "\'system wide");
1413 else if (target.cpu_list)
1414 fprintf(output, "\'CPU(s) %s", target.cpu_list);
602ad878 1415 else if (!target__has_task(&target)) {
4aa9015f 1416 fprintf(output, "\'%s", argv[0]);
d7470b6a 1417 for (i = 1; i < argc; i++)
4aa9015f 1418 fprintf(output, " %s", argv[i]);
20f946b4
NK
1419 } else if (target.pid)
1420 fprintf(output, "process id \'%s", target.pid);
d7470b6a 1421 else
20f946b4 1422 fprintf(output, "thread id \'%s", target.tid);
44db76c8 1423
4aa9015f 1424 fprintf(output, "\'");
d7470b6a 1425 if (run_count > 1)
4aa9015f
SE
1426 fprintf(output, " (%d runs)", run_count);
1427 fprintf(output, ":\n\n");
d7470b6a 1428 }
2996f5dd 1429
86ee6e18 1430 switch (aggr_mode) {
12c08a9f 1431 case AGGR_CORE:
86ee6e18
SE
1432 case AGGR_SOCKET:
1433 print_aggr(NULL);
1434 break;
1435 case AGGR_GLOBAL:
0050f7aa 1436 evlist__for_each(evsel_list, counter)
13370a9b 1437 print_counter_aggr(counter, NULL);
86ee6e18
SE
1438 break;
1439 case AGGR_NONE:
0050f7aa 1440 evlist__for_each(evsel_list, counter)
86ee6e18
SE
1441 print_counter(counter, NULL);
1442 break;
1443 default:
1444 break;
f5b4a9c3 1445 }
ddcacfa0 1446
d7470b6a 1447 if (!csv_output) {
c3305257 1448 if (!null_run)
4aa9015f
SE
1449 fprintf(output, "\n");
1450 fprintf(output, " %17.9f seconds time elapsed",
d7470b6a
SE
1451 avg_stats(&walltime_nsecs_stats)/1e9);
1452 if (run_count > 1) {
4aa9015f 1453 fprintf(output, " ");
f99844cb
IM
1454 print_noise_pct(stddev_stats(&walltime_nsecs_stats),
1455 avg_stats(&walltime_nsecs_stats));
d7470b6a 1456 }
4aa9015f 1457 fprintf(output, "\n\n");
566747e6 1458 }
ddcacfa0
IM
1459}
1460
f7b7c26e
PZ
1461static volatile int signr = -1;
1462
5242519b 1463static void skip_signal(int signo)
ddcacfa0 1464{
13370a9b 1465 if ((child_pid == -1) || interval)
60666c63
LW
1466 done = 1;
1467
f7b7c26e 1468 signr = signo;
d07f0b12
SE
1469 /*
1470 * render child_pid harmless
1471 * won't send SIGTERM to a random
1472 * process in case of race condition
1473 * and fast PID recycling
1474 */
1475 child_pid = -1;
f7b7c26e
PZ
1476}
1477
1478static void sig_atexit(void)
1479{
d07f0b12
SE
1480 sigset_t set, oset;
1481
1482 /*
1483 * avoid race condition with SIGCHLD handler
1484 * in skip_signal() which is modifying child_pid
1485 * goal is to avoid send SIGTERM to a random
1486 * process
1487 */
1488 sigemptyset(&set);
1489 sigaddset(&set, SIGCHLD);
1490 sigprocmask(SIG_BLOCK, &set, &oset);
1491
933da83a
CW
1492 if (child_pid != -1)
1493 kill(child_pid, SIGTERM);
1494
d07f0b12
SE
1495 sigprocmask(SIG_SETMASK, &oset, NULL);
1496
f7b7c26e
PZ
1497 if (signr == -1)
1498 return;
1499
1500 signal(signr, SIG_DFL);
1501 kill(getpid(), signr);
5242519b
IM
1502}
1503
1d037ca1
IT
1504static int stat__set_big_num(const struct option *opt __maybe_unused,
1505 const char *s __maybe_unused, int unset)
d7470b6a
SE
1506{
1507 big_num_opt = unset ? 0 : 1;
1508 return 0;
1509}
1510
86ee6e18
SE
1511static int perf_stat_init_aggr_mode(void)
1512{
1513 switch (aggr_mode) {
1514 case AGGR_SOCKET:
1515 if (cpu_map__build_socket_map(evsel_list->cpus, &aggr_map)) {
1516 perror("cannot build socket map");
1517 return -1;
1518 }
1519 aggr_get_id = cpu_map__get_socket;
1520 break;
12c08a9f
SE
1521 case AGGR_CORE:
1522 if (cpu_map__build_core_map(evsel_list->cpus, &aggr_map)) {
1523 perror("cannot build core map");
1524 return -1;
1525 }
1526 aggr_get_id = cpu_map__get_core;
1527 break;
86ee6e18
SE
1528 case AGGR_NONE:
1529 case AGGR_GLOBAL:
1530 default:
1531 break;
1532 }
1533 return 0;
1534}
1535
2cba3ffb
IM
1536/*
1537 * Add default attributes, if there were no attributes specified or
1538 * if -d/--detailed, -d -d or -d -d -d is used:
1539 */
1540static int add_default_attributes(void)
1541{
b070a547
ACM
1542 struct perf_event_attr default_attrs[] = {
1543
1544 { .type = PERF_TYPE_SOFTWARE, .config = PERF_COUNT_SW_TASK_CLOCK },
1545 { .type = PERF_TYPE_SOFTWARE, .config = PERF_COUNT_SW_CONTEXT_SWITCHES },
1546 { .type = PERF_TYPE_SOFTWARE, .config = PERF_COUNT_SW_CPU_MIGRATIONS },
1547 { .type = PERF_TYPE_SOFTWARE, .config = PERF_COUNT_SW_PAGE_FAULTS },
1548
1549 { .type = PERF_TYPE_HARDWARE, .config = PERF_COUNT_HW_CPU_CYCLES },
1550 { .type = PERF_TYPE_HARDWARE, .config = PERF_COUNT_HW_STALLED_CYCLES_FRONTEND },
1551 { .type = PERF_TYPE_HARDWARE, .config = PERF_COUNT_HW_STALLED_CYCLES_BACKEND },
1552 { .type = PERF_TYPE_HARDWARE, .config = PERF_COUNT_HW_INSTRUCTIONS },
1553 { .type = PERF_TYPE_HARDWARE, .config = PERF_COUNT_HW_BRANCH_INSTRUCTIONS },
1554 { .type = PERF_TYPE_HARDWARE, .config = PERF_COUNT_HW_BRANCH_MISSES },
1555
1556};
1557
1558/*
1559 * Detailed stats (-d), covering the L1 and last level data caches:
1560 */
1561 struct perf_event_attr detailed_attrs[] = {
1562
1563 { .type = PERF_TYPE_HW_CACHE,
1564 .config =
1565 PERF_COUNT_HW_CACHE_L1D << 0 |
1566 (PERF_COUNT_HW_CACHE_OP_READ << 8) |
1567 (PERF_COUNT_HW_CACHE_RESULT_ACCESS << 16) },
1568
1569 { .type = PERF_TYPE_HW_CACHE,
1570 .config =
1571 PERF_COUNT_HW_CACHE_L1D << 0 |
1572 (PERF_COUNT_HW_CACHE_OP_READ << 8) |
1573 (PERF_COUNT_HW_CACHE_RESULT_MISS << 16) },
1574
1575 { .type = PERF_TYPE_HW_CACHE,
1576 .config =
1577 PERF_COUNT_HW_CACHE_LL << 0 |
1578 (PERF_COUNT_HW_CACHE_OP_READ << 8) |
1579 (PERF_COUNT_HW_CACHE_RESULT_ACCESS << 16) },
1580
1581 { .type = PERF_TYPE_HW_CACHE,
1582 .config =
1583 PERF_COUNT_HW_CACHE_LL << 0 |
1584 (PERF_COUNT_HW_CACHE_OP_READ << 8) |
1585 (PERF_COUNT_HW_CACHE_RESULT_MISS << 16) },
1586};
1587
1588/*
1589 * Very detailed stats (-d -d), covering the instruction cache and the TLB caches:
1590 */
1591 struct perf_event_attr very_detailed_attrs[] = {
1592
1593 { .type = PERF_TYPE_HW_CACHE,
1594 .config =
1595 PERF_COUNT_HW_CACHE_L1I << 0 |
1596 (PERF_COUNT_HW_CACHE_OP_READ << 8) |
1597 (PERF_COUNT_HW_CACHE_RESULT_ACCESS << 16) },
1598
1599 { .type = PERF_TYPE_HW_CACHE,
1600 .config =
1601 PERF_COUNT_HW_CACHE_L1I << 0 |
1602 (PERF_COUNT_HW_CACHE_OP_READ << 8) |
1603 (PERF_COUNT_HW_CACHE_RESULT_MISS << 16) },
1604
1605 { .type = PERF_TYPE_HW_CACHE,
1606 .config =
1607 PERF_COUNT_HW_CACHE_DTLB << 0 |
1608 (PERF_COUNT_HW_CACHE_OP_READ << 8) |
1609 (PERF_COUNT_HW_CACHE_RESULT_ACCESS << 16) },
1610
1611 { .type = PERF_TYPE_HW_CACHE,
1612 .config =
1613 PERF_COUNT_HW_CACHE_DTLB << 0 |
1614 (PERF_COUNT_HW_CACHE_OP_READ << 8) |
1615 (PERF_COUNT_HW_CACHE_RESULT_MISS << 16) },
1616
1617 { .type = PERF_TYPE_HW_CACHE,
1618 .config =
1619 PERF_COUNT_HW_CACHE_ITLB << 0 |
1620 (PERF_COUNT_HW_CACHE_OP_READ << 8) |
1621 (PERF_COUNT_HW_CACHE_RESULT_ACCESS << 16) },
1622
1623 { .type = PERF_TYPE_HW_CACHE,
1624 .config =
1625 PERF_COUNT_HW_CACHE_ITLB << 0 |
1626 (PERF_COUNT_HW_CACHE_OP_READ << 8) |
1627 (PERF_COUNT_HW_CACHE_RESULT_MISS << 16) },
1628
1629};
1630
1631/*
1632 * Very, very detailed stats (-d -d -d), adding prefetch events:
1633 */
1634 struct perf_event_attr very_very_detailed_attrs[] = {
1635
1636 { .type = PERF_TYPE_HW_CACHE,
1637 .config =
1638 PERF_COUNT_HW_CACHE_L1D << 0 |
1639 (PERF_COUNT_HW_CACHE_OP_PREFETCH << 8) |
1640 (PERF_COUNT_HW_CACHE_RESULT_ACCESS << 16) },
1641
1642 { .type = PERF_TYPE_HW_CACHE,
1643 .config =
1644 PERF_COUNT_HW_CACHE_L1D << 0 |
1645 (PERF_COUNT_HW_CACHE_OP_PREFETCH << 8) |
1646 (PERF_COUNT_HW_CACHE_RESULT_MISS << 16) },
1647};
1648
2cba3ffb
IM
1649 /* Set attrs if no event is selected and !null_run: */
1650 if (null_run)
1651 return 0;
1652
4cabc3d1
AK
1653 if (transaction_run) {
1654 int err;
1655 if (pmu_have_event("cpu", "cycles-ct") &&
1656 pmu_have_event("cpu", "el-start"))
a454742c 1657 err = parse_events(evsel_list, transaction_attrs, NULL);
4cabc3d1 1658 else
a454742c
JO
1659 err = parse_events(evsel_list, transaction_limited_attrs, NULL);
1660 if (err) {
4cabc3d1
AK
1661 fprintf(stderr, "Cannot set up transaction events\n");
1662 return -1;
1663 }
1664 return 0;
1665 }
1666
2cba3ffb 1667 if (!evsel_list->nr_entries) {
79695e1b 1668 if (perf_evlist__add_default_attrs(evsel_list, default_attrs) < 0)
50d08e47 1669 return -1;
2cba3ffb
IM
1670 }
1671
1672 /* Detailed events get appended to the event list: */
1673
1674 if (detailed_run < 1)
1675 return 0;
1676
1677 /* Append detailed run extra attributes: */
79695e1b 1678 if (perf_evlist__add_default_attrs(evsel_list, detailed_attrs) < 0)
50d08e47 1679 return -1;
2cba3ffb
IM
1680
1681 if (detailed_run < 2)
1682 return 0;
1683
1684 /* Append very detailed run extra attributes: */
79695e1b 1685 if (perf_evlist__add_default_attrs(evsel_list, very_detailed_attrs) < 0)
50d08e47 1686 return -1;
2cba3ffb
IM
1687
1688 if (detailed_run < 3)
1689 return 0;
1690
1691 /* Append very, very detailed run extra attributes: */
79695e1b 1692 return perf_evlist__add_default_attrs(evsel_list, very_very_detailed_attrs);
2cba3ffb
IM
1693}
1694
1d037ca1 1695int cmd_stat(int argc, const char **argv, const char *prefix __maybe_unused)
5242519b 1696{
1f16c575 1697 bool append_file = false;
b070a547
ACM
1698 int output_fd = 0;
1699 const char *output_name = NULL;
1700 const struct option options[] = {
4cabc3d1
AK
1701 OPT_BOOLEAN('T', "transaction", &transaction_run,
1702 "hardware transaction statistics"),
b070a547
ACM
1703 OPT_CALLBACK('e', "event", &evsel_list, "event",
1704 "event selector. use 'perf list' to list available events",
1705 parse_events_option),
1706 OPT_CALLBACK(0, "filter", &evsel_list, "filter",
1707 "event filter", parse_filter),
1708 OPT_BOOLEAN('i', "no-inherit", &no_inherit,
1709 "child tasks do not inherit counters"),
1710 OPT_STRING('p', "pid", &target.pid, "pid",
1711 "stat events on existing process id"),
1712 OPT_STRING('t', "tid", &target.tid, "tid",
1713 "stat events on existing thread id"),
1714 OPT_BOOLEAN('a', "all-cpus", &target.system_wide,
1715 "system-wide collection from all CPUs"),
1716 OPT_BOOLEAN('g', "group", &group,
1717 "put the counters into a counter group"),
1718 OPT_BOOLEAN('c', "scale", &scale, "scale/normalize counters"),
1719 OPT_INCR('v', "verbose", &verbose,
1720 "be more verbose (show counter open errors, etc)"),
1721 OPT_INTEGER('r', "repeat", &run_count,
a7e191c3 1722 "repeat command and print average + stddev (max: 100, forever: 0)"),
b070a547
ACM
1723 OPT_BOOLEAN('n', "null", &null_run,
1724 "null run - dont start any counters"),
1725 OPT_INCR('d', "detailed", &detailed_run,
1726 "detailed run - start a lot of events"),
1727 OPT_BOOLEAN('S', "sync", &sync_run,
1728 "call sync() before starting a run"),
48000a1a 1729 OPT_CALLBACK_NOOPT('B', "big-num", NULL, NULL,
b070a547
ACM
1730 "print large numbers with thousands\' separators",
1731 stat__set_big_num),
1732 OPT_STRING('C', "cpu", &target.cpu_list, "cpu",
1733 "list of cpus to monitor in system-wide"),
86ee6e18
SE
1734 OPT_SET_UINT('A', "no-aggr", &aggr_mode,
1735 "disable CPU count aggregation", AGGR_NONE),
b070a547
ACM
1736 OPT_STRING('x', "field-separator", &csv_sep, "separator",
1737 "print counts with custom separator"),
1738 OPT_CALLBACK('G', "cgroup", &evsel_list, "name",
1739 "monitor event in cgroup name only", parse_cgroups),
1740 OPT_STRING('o', "output", &output_name, "file", "output file name"),
1741 OPT_BOOLEAN(0, "append", &append_file, "append to the output file"),
1742 OPT_INTEGER(0, "log-fd", &output_fd,
1743 "log output to fd, instead of stderr"),
1f16c575
PZ
1744 OPT_STRING(0, "pre", &pre_cmd, "command",
1745 "command to run prior to the measured command"),
1746 OPT_STRING(0, "post", &post_cmd, "command",
1747 "command to run after to the measured command"),
13370a9b
SE
1748 OPT_UINTEGER('I', "interval-print", &interval,
1749 "print counts at regular interval in ms (>= 100)"),
d4304958 1750 OPT_SET_UINT(0, "per-socket", &aggr_mode,
86ee6e18 1751 "aggregate counts per processor socket", AGGR_SOCKET),
12c08a9f
SE
1752 OPT_SET_UINT(0, "per-core", &aggr_mode,
1753 "aggregate counts per physical processor core", AGGR_CORE),
41191688
AK
1754 OPT_UINTEGER('D', "delay", &initial_delay,
1755 "ms to wait before starting measurement after program start"),
b070a547
ACM
1756 OPT_END()
1757 };
1758 const char * const stat_usage[] = {
1759 "perf stat [<options>] [<command>]",
1760 NULL
1761 };
cc03c542 1762 int status = -EINVAL, run_idx;
4aa9015f 1763 const char *mode;
42202dd5 1764
5af52b51
SE
1765 setlocale(LC_ALL, "");
1766
334fe7a3 1767 evsel_list = perf_evlist__new();
361c99a6
ACM
1768 if (evsel_list == NULL)
1769 return -ENOMEM;
1770
a0541234
AB
1771 argc = parse_options(argc, argv, options, stat_usage,
1772 PARSE_OPT_STOP_AT_NON_OPTION);
d7470b6a 1773
4aa9015f
SE
1774 output = stderr;
1775 if (output_name && strcmp(output_name, "-"))
1776 output = NULL;
1777
56f3bae7
JC
1778 if (output_name && output_fd) {
1779 fprintf(stderr, "cannot use both --output and --log-fd\n");
cc03c542
NK
1780 parse_options_usage(stat_usage, options, "o", 1);
1781 parse_options_usage(NULL, options, "log-fd", 0);
1782 goto out;
56f3bae7 1783 }
fc3e4d07
SE
1784
1785 if (output_fd < 0) {
1786 fprintf(stderr, "argument to --log-fd must be a > 0\n");
cc03c542
NK
1787 parse_options_usage(stat_usage, options, "log-fd", 0);
1788 goto out;
fc3e4d07
SE
1789 }
1790
4aa9015f
SE
1791 if (!output) {
1792 struct timespec tm;
1793 mode = append_file ? "a" : "w";
1794
1795 output = fopen(output_name, mode);
1796 if (!output) {
1797 perror("failed to create output file");
fceda7fe 1798 return -1;
4aa9015f
SE
1799 }
1800 clock_gettime(CLOCK_REALTIME, &tm);
1801 fprintf(output, "# started on %s\n", ctime(&tm.tv_sec));
fc3e4d07 1802 } else if (output_fd > 0) {
56f3bae7
JC
1803 mode = append_file ? "a" : "w";
1804 output = fdopen(output_fd, mode);
1805 if (!output) {
1806 perror("Failed opening logfd");
1807 return -errno;
1808 }
4aa9015f
SE
1809 }
1810
d4ffd04d 1811 if (csv_sep) {
d7470b6a 1812 csv_output = true;
d4ffd04d
JC
1813 if (!strcmp(csv_sep, "\\t"))
1814 csv_sep = "\t";
1815 } else
d7470b6a
SE
1816 csv_sep = DEFAULT_SEPARATOR;
1817
1818 /*
1819 * let the spreadsheet do the pretty-printing
1820 */
1821 if (csv_output) {
61a9f324 1822 /* User explicitly passed -B? */
d7470b6a
SE
1823 if (big_num_opt == 1) {
1824 fprintf(stderr, "-B option not supported with -x\n");
cc03c542
NK
1825 parse_options_usage(stat_usage, options, "B", 1);
1826 parse_options_usage(NULL, options, "x", 1);
1827 goto out;
d7470b6a
SE
1828 } else /* Nope, so disable big number formatting */
1829 big_num = false;
1830 } else if (big_num_opt == 0) /* User passed --no-big-num */
1831 big_num = false;
1832
602ad878 1833 if (!argc && target__none(&target))
5242519b 1834 usage_with_options(stat_usage, options);
ac3063bd 1835
a7e191c3 1836 if (run_count < 0) {
cc03c542
NK
1837 pr_err("Run count must be a positive number\n");
1838 parse_options_usage(stat_usage, options, "r", 1);
1839 goto out;
a7e191c3
FD
1840 } else if (run_count == 0) {
1841 forever = true;
1842 run_count = 1;
1843 }
ddcacfa0 1844
023695d9 1845 /* no_aggr, cgroup are for system-wide only */
602ad878
ACM
1846 if ((aggr_mode != AGGR_GLOBAL || nr_cgroups) &&
1847 !target__has_cpu(&target)) {
023695d9
SE
1848 fprintf(stderr, "both cgroup and no-aggregation "
1849 "modes only available in system-wide mode\n");
1850
cc03c542
NK
1851 parse_options_usage(stat_usage, options, "G", 1);
1852 parse_options_usage(NULL, options, "A", 1);
1853 parse_options_usage(NULL, options, "a", 1);
1854 goto out;
d7e7a451
SE
1855 }
1856
2cba3ffb
IM
1857 if (add_default_attributes())
1858 goto out;
ddcacfa0 1859
602ad878 1860 target__validate(&target);
5c98d466 1861
77a6f014 1862 if (perf_evlist__create_maps(evsel_list, &target) < 0) {
602ad878 1863 if (target__has_task(&target)) {
77a6f014 1864 pr_err("Problems finding threads of monitor\n");
cc03c542
NK
1865 parse_options_usage(stat_usage, options, "p", 1);
1866 parse_options_usage(NULL, options, "t", 1);
602ad878 1867 } else if (target__has_cpu(&target)) {
77a6f014 1868 perror("failed to parse CPUs map");
cc03c542
NK
1869 parse_options_usage(stat_usage, options, "C", 1);
1870 parse_options_usage(NULL, options, "a", 1);
1871 }
1872 goto out;
60d567e2 1873 }
13370a9b
SE
1874 if (interval && interval < 100) {
1875 pr_err("print interval must be >= 100ms\n");
cc03c542 1876 parse_options_usage(stat_usage, options, "I", 1);
03ad9747 1877 goto out;
13370a9b 1878 }
c45c6ea2 1879
d134ffb9 1880 if (perf_evlist__alloc_stats(evsel_list, interval))
03ad9747 1881 goto out;
d6d901c2 1882
86ee6e18 1883 if (perf_stat_init_aggr_mode())
03ad9747 1884 goto out;
86ee6e18 1885
58d7e993
IM
1886 /*
1887 * We dont want to block the signals - that would cause
1888 * child tasks to inherit that and Ctrl-C would not work.
1889 * What we want is for Ctrl-C to work in the exec()-ed
1890 * task, but being ignored by perf stat itself:
1891 */
f7b7c26e 1892 atexit(sig_atexit);
a7e191c3
FD
1893 if (!forever)
1894 signal(SIGINT, skip_signal);
13370a9b 1895 signal(SIGCHLD, skip_signal);
58d7e993
IM
1896 signal(SIGALRM, skip_signal);
1897 signal(SIGABRT, skip_signal);
1898
42202dd5 1899 status = 0;
a7e191c3 1900 for (run_idx = 0; forever || run_idx < run_count; run_idx++) {
42202dd5 1901 if (run_count != 1 && verbose)
4aa9015f
SE
1902 fprintf(output, "[ perf stat: executing run #%d ... ]\n",
1903 run_idx + 1);
f9cef0a9 1904
42202dd5 1905 status = run_perf_stat(argc, argv);
a7e191c3
FD
1906 if (forever && status != -1) {
1907 print_stat(argc, argv);
d134ffb9 1908 perf_stat__reset_stats(evsel_list);
a7e191c3 1909 }
42202dd5
IM
1910 }
1911
a7e191c3 1912 if (!forever && status != -1 && !interval)
084ab9f8 1913 print_stat(argc, argv);
d134ffb9
ACM
1914
1915 perf_evlist__free_stats(evsel_list);
0015e2e1
ACM
1916out:
1917 perf_evlist__delete(evsel_list);
42202dd5 1918 return status;
ddcacfa0 1919}