]> git.proxmox.com Git - mirror_qemu.git/blame - vl.h
better support of host drives
[mirror_qemu.git] / vl.h
CommitLineData
fc01f7e7
FB
1/*
2 * QEMU System Emulator header
3 *
4 * Copyright (c) 2003 Fabrice Bellard
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to deal
8 * in the Software without restriction, including without limitation the rights
9 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
10 * copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
22 * THE SOFTWARE.
23 */
24#ifndef VL_H
25#define VL_H
26
67b915a5
FB
27/* we put basic includes here to avoid repeating them in device drivers */
28#include <stdlib.h>
29#include <stdio.h>
30#include <stdarg.h>
31#include <string.h>
32#include <inttypes.h>
85571bc7 33#include <limits.h>
8a7ddc38 34#include <time.h>
67b915a5
FB
35#include <ctype.h>
36#include <errno.h>
37#include <unistd.h>
38#include <fcntl.h>
7d3505c5 39#include <sys/stat.h>
67b915a5
FB
40
41#ifndef O_LARGEFILE
42#define O_LARGEFILE 0
43#endif
40c3bac3
FB
44#ifndef O_BINARY
45#define O_BINARY 0
46#endif
67b915a5
FB
47
48#ifdef _WIN32
a18e524a 49#include <windows.h>
ac62f715 50#define fsync _commit
57d1a2b6
FB
51#define lseek _lseeki64
52#define ENOTSUP 4096
19cb3738 53#define ENOMEDIUM 4097
beac80cd
FB
54extern int qemu_ftruncate64(int, int64_t);
55#define ftruncate qemu_ftruncate64
56
57d1a2b6
FB
57
58static inline char *realpath(const char *path, char *resolved_path)
59{
60 _fullpath(resolved_path, path, _MAX_PATH);
61 return resolved_path;
62}
ec3757de
FB
63
64#define PRId64 "I64d"
26a76461
FB
65#define PRIx64 "I64x"
66#define PRIu64 "I64u"
67#define PRIo64 "I64o"
67b915a5 68#endif
8a7ddc38 69
ea2384d3
FB
70#ifdef QEMU_TOOL
71
72/* we use QEMU_TOOL in the command line tools which do not depend on
73 the target CPU type */
74#include "config-host.h"
75#include <setjmp.h>
76#include "osdep.h"
77#include "bswap.h"
78
79#else
80
4f209290 81#include "audio/audio.h"
16f62432 82#include "cpu.h"
1fddef4b 83#include "gdbstub.h"
16f62432 84
ea2384d3
FB
85#endif /* !defined(QEMU_TOOL) */
86
67b915a5
FB
87#ifndef glue
88#define xglue(x, y) x ## y
89#define glue(x, y) xglue(x, y)
90#define stringify(s) tostring(s)
91#define tostring(s) #s
92#endif
93
24236869
FB
94#ifndef MIN
95#define MIN(a, b) (((a) < (b)) ? (a) : (b))
96#endif
97#ifndef MAX
98#define MAX(a, b) (((a) > (b)) ? (a) : (b))
99#endif
100
33e3963e 101/* vl.c */
80cabfad 102uint64_t muldiv64(uint64_t a, uint32_t b, uint32_t c);
313aa567 103
80cabfad
FB
104void hw_error(const char *fmt, ...);
105
80cabfad
FB
106extern const char *bios_dir;
107
108void pstrcpy(char *buf, int buf_size, const char *str);
109char *pstrcat(char *buf, int buf_size, const char *s);
82c643ff 110int strstart(const char *str, const char *val, const char **ptr);
c4b1fcc0 111
8a7ddc38
FB
112extern int vm_running;
113
0bd48850
FB
114typedef struct vm_change_state_entry VMChangeStateEntry;
115typedef void VMChangeStateHandler(void *opaque, int running);
8a7ddc38
FB
116typedef void VMStopHandler(void *opaque, int reason);
117
0bd48850
FB
118VMChangeStateEntry *qemu_add_vm_change_state_handler(VMChangeStateHandler *cb,
119 void *opaque);
120void qemu_del_vm_change_state_handler(VMChangeStateEntry *e);
121
8a7ddc38
FB
122int qemu_add_vm_stop_handler(VMStopHandler *cb, void *opaque);
123void qemu_del_vm_stop_handler(VMStopHandler *cb, void *opaque);
124
125void vm_start(void);
126void vm_stop(int reason);
127
bb0c6722
FB
128typedef void QEMUResetHandler(void *opaque);
129
130void qemu_register_reset(QEMUResetHandler *func, void *opaque);
131void qemu_system_reset_request(void);
132void qemu_system_shutdown_request(void);
3475187d
FB
133void qemu_system_powerdown_request(void);
134#if !defined(TARGET_SPARC)
135// Please implement a power failure function to signal the OS
136#define qemu_system_powerdown() do{}while(0)
137#else
138void qemu_system_powerdown(void);
139#endif
bb0c6722 140
ea2384d3
FB
141void main_loop_wait(int timeout);
142
0ced6589
FB
143extern int ram_size;
144extern int bios_size;
ee22c2f7 145extern int rtc_utc;
1f04275e 146extern int cirrus_vga_enabled;
28b9b5af
FB
147extern int graphic_width;
148extern int graphic_height;
149extern int graphic_depth;
3d11d0eb 150extern const char *keyboard_layout;
d993e026 151extern int kqemu_allowed;
a09db21f 152extern int win2k_install_hack;
bb36d470 153extern int usb_enabled;
6a00d601 154extern int smp_cpus;
0ced6589
FB
155
156/* XXX: make it dynamic */
75956cf0 157#if defined (TARGET_PPC) || defined (TARGET_SPARC64)
d5295253 158#define BIOS_SIZE ((512 + 32) * 1024)
6af0bf9c
FB
159#elif defined(TARGET_MIPS)
160#define BIOS_SIZE (128 * 1024)
0ced6589 161#else
7587cf44 162#define BIOS_SIZE ((256 + 64) * 1024)
0ced6589 163#endif
aaaa7df6 164
63066f4f
FB
165/* keyboard/mouse support */
166
167#define MOUSE_EVENT_LBUTTON 0x01
168#define MOUSE_EVENT_RBUTTON 0x02
169#define MOUSE_EVENT_MBUTTON 0x04
170
171typedef void QEMUPutKBDEvent(void *opaque, int keycode);
172typedef void QEMUPutMouseEvent(void *opaque, int dx, int dy, int dz, int buttons_state);
173
174void qemu_add_kbd_event_handler(QEMUPutKBDEvent *func, void *opaque);
09b26c5e 175void qemu_add_mouse_event_handler(QEMUPutMouseEvent *func, void *opaque, int absolute);
63066f4f
FB
176
177void kbd_put_keycode(int keycode);
178void kbd_mouse_event(int dx, int dy, int dz, int buttons_state);
09b26c5e 179int kbd_mouse_is_absolute(void);
63066f4f 180
82c643ff
FB
181/* keysym is a unicode code except for special keys (see QEMU_KEY_xxx
182 constants) */
183#define QEMU_KEY_ESC1(c) ((c) | 0xe100)
184#define QEMU_KEY_BACKSPACE 0x007f
185#define QEMU_KEY_UP QEMU_KEY_ESC1('A')
186#define QEMU_KEY_DOWN QEMU_KEY_ESC1('B')
187#define QEMU_KEY_RIGHT QEMU_KEY_ESC1('C')
188#define QEMU_KEY_LEFT QEMU_KEY_ESC1('D')
189#define QEMU_KEY_HOME QEMU_KEY_ESC1(1)
190#define QEMU_KEY_END QEMU_KEY_ESC1(4)
191#define QEMU_KEY_PAGEUP QEMU_KEY_ESC1(5)
192#define QEMU_KEY_PAGEDOWN QEMU_KEY_ESC1(6)
193#define QEMU_KEY_DELETE QEMU_KEY_ESC1(3)
194
195#define QEMU_KEY_CTRL_UP 0xe400
196#define QEMU_KEY_CTRL_DOWN 0xe401
197#define QEMU_KEY_CTRL_LEFT 0xe402
198#define QEMU_KEY_CTRL_RIGHT 0xe403
199#define QEMU_KEY_CTRL_HOME 0xe404
200#define QEMU_KEY_CTRL_END 0xe405
201#define QEMU_KEY_CTRL_PAGEUP 0xe406
202#define QEMU_KEY_CTRL_PAGEDOWN 0xe407
203
204void kbd_put_keysym(int keysym);
205
c20709aa
FB
206/* async I/O support */
207
208typedef void IOReadHandler(void *opaque, const uint8_t *buf, int size);
209typedef int IOCanRWHandler(void *opaque);
7c9d8e07 210typedef void IOHandler(void *opaque);
c20709aa 211
7c9d8e07
FB
212int qemu_set_fd_handler2(int fd,
213 IOCanRWHandler *fd_read_poll,
214 IOHandler *fd_read,
215 IOHandler *fd_write,
216 void *opaque);
217int qemu_set_fd_handler(int fd,
218 IOHandler *fd_read,
219 IOHandler *fd_write,
220 void *opaque);
c20709aa 221
f331110f
FB
222/* Polling handling */
223
224/* return TRUE if no sleep should be done afterwards */
225typedef int PollingFunc(void *opaque);
226
227int qemu_add_polling_cb(PollingFunc *func, void *opaque);
228void qemu_del_polling_cb(PollingFunc *func, void *opaque);
229
a18e524a
FB
230#ifdef _WIN32
231/* Wait objects handling */
232typedef void WaitObjectFunc(void *opaque);
233
234int qemu_add_wait_object(HANDLE handle, WaitObjectFunc *func, void *opaque);
235void qemu_del_wait_object(HANDLE handle, WaitObjectFunc *func, void *opaque);
236#endif
237
82c643ff
FB
238/* character device */
239
240#define CHR_EVENT_BREAK 0 /* serial break char */
ea2384d3 241#define CHR_EVENT_FOCUS 1 /* focus to this terminal (modal input needed) */
82c643ff 242
2122c51a
FB
243
244
245#define CHR_IOCTL_SERIAL_SET_PARAMS 1
246typedef struct {
247 int speed;
248 int parity;
249 int data_bits;
250 int stop_bits;
251} QEMUSerialSetParams;
252
253#define CHR_IOCTL_SERIAL_SET_BREAK 2
254
255#define CHR_IOCTL_PP_READ_DATA 3
256#define CHR_IOCTL_PP_WRITE_DATA 4
257#define CHR_IOCTL_PP_READ_CONTROL 5
258#define CHR_IOCTL_PP_WRITE_CONTROL 6
259#define CHR_IOCTL_PP_READ_STATUS 7
260
82c643ff
FB
261typedef void IOEventHandler(void *opaque, int event);
262
263typedef struct CharDriverState {
264 int (*chr_write)(struct CharDriverState *s, const uint8_t *buf, int len);
265 void (*chr_add_read_handler)(struct CharDriverState *s,
266 IOCanRWHandler *fd_can_read,
267 IOReadHandler *fd_read, void *opaque);
2122c51a 268 int (*chr_ioctl)(struct CharDriverState *s, int cmd, void *arg);
82c643ff 269 IOEventHandler *chr_event;
eb45f5fe 270 void (*chr_send_event)(struct CharDriverState *chr, int event);
f331110f 271 void (*chr_close)(struct CharDriverState *chr);
82c643ff
FB
272 void *opaque;
273} CharDriverState;
274
275void qemu_chr_printf(CharDriverState *s, const char *fmt, ...);
276int qemu_chr_write(CharDriverState *s, const uint8_t *buf, int len);
ea2384d3 277void qemu_chr_send_event(CharDriverState *s, int event);
82c643ff
FB
278void qemu_chr_add_read_handler(CharDriverState *s,
279 IOCanRWHandler *fd_can_read,
280 IOReadHandler *fd_read, void *opaque);
281void qemu_chr_add_event_handler(CharDriverState *s, IOEventHandler *chr_event);
2122c51a 282int qemu_chr_ioctl(CharDriverState *s, int cmd, void *arg);
f8d179e3 283
82c643ff
FB
284/* consoles */
285
286typedef struct DisplayState DisplayState;
287typedef struct TextConsole TextConsole;
288
95219897
PB
289typedef void (*vga_hw_update_ptr)(void *);
290typedef void (*vga_hw_invalidate_ptr)(void *);
291typedef void (*vga_hw_screen_dump_ptr)(void *, const char *);
292
293TextConsole *graphic_console_init(DisplayState *ds, vga_hw_update_ptr update,
294 vga_hw_invalidate_ptr invalidate,
295 vga_hw_screen_dump_ptr screen_dump,
296 void *opaque);
297void vga_hw_update(void);
298void vga_hw_invalidate(void);
299void vga_hw_screen_dump(const char *filename);
300
301int is_graphic_console(void);
82c643ff
FB
302CharDriverState *text_console_init(DisplayState *ds);
303void console_select(unsigned int index);
304
8d11df9e
FB
305/* serial ports */
306
307#define MAX_SERIAL_PORTS 4
308
309extern CharDriverState *serial_hds[MAX_SERIAL_PORTS];
310
6508fe59
FB
311/* parallel ports */
312
313#define MAX_PARALLEL_PORTS 3
314
315extern CharDriverState *parallel_hds[MAX_PARALLEL_PORTS];
316
7c9d8e07
FB
317/* VLANs support */
318
319typedef struct VLANClientState VLANClientState;
320
321struct VLANClientState {
322 IOReadHandler *fd_read;
d861b05e
PB
323 /* Packets may still be sent if this returns zero. It's used to
324 rate-limit the slirp code. */
325 IOCanRWHandler *fd_can_read;
7c9d8e07
FB
326 void *opaque;
327 struct VLANClientState *next;
328 struct VLANState *vlan;
329 char info_str[256];
330};
331
332typedef struct VLANState {
333 int id;
334 VLANClientState *first_client;
335 struct VLANState *next;
336} VLANState;
337
338VLANState *qemu_find_vlan(int id);
339VLANClientState *qemu_new_vlan_client(VLANState *vlan,
d861b05e
PB
340 IOReadHandler *fd_read,
341 IOCanRWHandler *fd_can_read,
342 void *opaque);
343int qemu_can_send_packet(VLANClientState *vc);
7c9d8e07 344void qemu_send_packet(VLANClientState *vc, const uint8_t *buf, int size);
d861b05e 345void qemu_handler_true(void *opaque);
7c9d8e07
FB
346
347void do_info_network(void);
348
7fb843f8
FB
349/* TAP win32 */
350int tap_win32_init(VLANState *vlan, const char *ifname);
351void tap_win32_poll(void);
352
7c9d8e07 353/* NIC info */
c4b1fcc0
FB
354
355#define MAX_NICS 8
356
7c9d8e07 357typedef struct NICInfo {
c4b1fcc0 358 uint8_t macaddr[6];
a41b2ff2 359 const char *model;
7c9d8e07
FB
360 VLANState *vlan;
361} NICInfo;
c4b1fcc0
FB
362
363extern int nb_nics;
7c9d8e07 364extern NICInfo nd_table[MAX_NICS];
8a7ddc38
FB
365
366/* timers */
367
368typedef struct QEMUClock QEMUClock;
369typedef struct QEMUTimer QEMUTimer;
370typedef void QEMUTimerCB(void *opaque);
371
372/* The real time clock should be used only for stuff which does not
373 change the virtual machine state, as it is run even if the virtual
69b91039 374 machine is stopped. The real time clock has a frequency of 1000
8a7ddc38
FB
375 Hz. */
376extern QEMUClock *rt_clock;
377
e80cfcfc 378/* The virtual clock is only run during the emulation. It is stopped
8a7ddc38
FB
379 when the virtual machine is stopped. Virtual timers use a high
380 precision clock, usually cpu cycles (use ticks_per_sec). */
381extern QEMUClock *vm_clock;
382
383int64_t qemu_get_clock(QEMUClock *clock);
384
385QEMUTimer *qemu_new_timer(QEMUClock *clock, QEMUTimerCB *cb, void *opaque);
386void qemu_free_timer(QEMUTimer *ts);
387void qemu_del_timer(QEMUTimer *ts);
388void qemu_mod_timer(QEMUTimer *ts, int64_t expire_time);
389int qemu_timer_pending(QEMUTimer *ts);
390
391extern int64_t ticks_per_sec;
392extern int pit_min_timer_count;
393
1dce7c3c 394int64_t cpu_get_ticks(void);
8a7ddc38
FB
395void cpu_enable_ticks(void);
396void cpu_disable_ticks(void);
397
398/* VM Load/Save */
399
faea38e7 400typedef struct QEMUFile QEMUFile;
8a7ddc38 401
faea38e7
FB
402QEMUFile *qemu_fopen(const char *filename, const char *mode);
403void qemu_fflush(QEMUFile *f);
404void qemu_fclose(QEMUFile *f);
8a7ddc38
FB
405void qemu_put_buffer(QEMUFile *f, const uint8_t *buf, int size);
406void qemu_put_byte(QEMUFile *f, int v);
407void qemu_put_be16(QEMUFile *f, unsigned int v);
408void qemu_put_be32(QEMUFile *f, unsigned int v);
409void qemu_put_be64(QEMUFile *f, uint64_t v);
410int qemu_get_buffer(QEMUFile *f, uint8_t *buf, int size);
411int qemu_get_byte(QEMUFile *f);
412unsigned int qemu_get_be16(QEMUFile *f);
413unsigned int qemu_get_be32(QEMUFile *f);
414uint64_t qemu_get_be64(QEMUFile *f);
415
416static inline void qemu_put_be64s(QEMUFile *f, const uint64_t *pv)
417{
418 qemu_put_be64(f, *pv);
419}
420
421static inline void qemu_put_be32s(QEMUFile *f, const uint32_t *pv)
422{
423 qemu_put_be32(f, *pv);
424}
425
426static inline void qemu_put_be16s(QEMUFile *f, const uint16_t *pv)
427{
428 qemu_put_be16(f, *pv);
429}
430
431static inline void qemu_put_8s(QEMUFile *f, const uint8_t *pv)
432{
433 qemu_put_byte(f, *pv);
434}
435
436static inline void qemu_get_be64s(QEMUFile *f, uint64_t *pv)
437{
438 *pv = qemu_get_be64(f);
439}
440
441static inline void qemu_get_be32s(QEMUFile *f, uint32_t *pv)
442{
443 *pv = qemu_get_be32(f);
444}
445
446static inline void qemu_get_be16s(QEMUFile *f, uint16_t *pv)
447{
448 *pv = qemu_get_be16(f);
449}
450
451static inline void qemu_get_8s(QEMUFile *f, uint8_t *pv)
452{
453 *pv = qemu_get_byte(f);
454}
455
c27004ec
FB
456#if TARGET_LONG_BITS == 64
457#define qemu_put_betl qemu_put_be64
458#define qemu_get_betl qemu_get_be64
459#define qemu_put_betls qemu_put_be64s
460#define qemu_get_betls qemu_get_be64s
461#else
462#define qemu_put_betl qemu_put_be32
463#define qemu_get_betl qemu_get_be32
464#define qemu_put_betls qemu_put_be32s
465#define qemu_get_betls qemu_get_be32s
466#endif
467
8a7ddc38
FB
468int64_t qemu_ftell(QEMUFile *f);
469int64_t qemu_fseek(QEMUFile *f, int64_t pos, int whence);
470
471typedef void SaveStateHandler(QEMUFile *f, void *opaque);
472typedef int LoadStateHandler(QEMUFile *f, void *opaque, int version_id);
473
8a7ddc38
FB
474int register_savevm(const char *idstr,
475 int instance_id,
476 int version_id,
477 SaveStateHandler *save_state,
478 LoadStateHandler *load_state,
479 void *opaque);
480void qemu_get_timer(QEMUFile *f, QEMUTimer *ts);
481void qemu_put_timer(QEMUFile *f, QEMUTimer *ts);
c4b1fcc0 482
6a00d601
FB
483void cpu_save(QEMUFile *f, void *opaque);
484int cpu_load(QEMUFile *f, void *opaque, int version_id);
485
faea38e7
FB
486void do_savevm(const char *name);
487void do_loadvm(const char *name);
488void do_delvm(const char *name);
489void do_info_snapshots(void);
490
83f64091
FB
491/* bottom halves */
492typedef struct QEMUBH QEMUBH;
493typedef void QEMUBHFunc(void *opaque);
494
495QEMUBH *qemu_bh_new(QEMUBHFunc *cb, void *opaque);
496void qemu_bh_schedule(QEMUBH *bh);
497void qemu_bh_cancel(QEMUBH *bh);
498void qemu_bh_delete(QEMUBH *bh);
6eb5733a 499int qemu_bh_poll(void);
83f64091 500
fc01f7e7
FB
501/* block.c */
502typedef struct BlockDriverState BlockDriverState;
ea2384d3
FB
503typedef struct BlockDriver BlockDriver;
504
505extern BlockDriver bdrv_raw;
19cb3738 506extern BlockDriver bdrv_host_device;
ea2384d3
FB
507extern BlockDriver bdrv_cow;
508extern BlockDriver bdrv_qcow;
509extern BlockDriver bdrv_vmdk;
3c56521b 510extern BlockDriver bdrv_cloop;
585d0ed9 511extern BlockDriver bdrv_dmg;
a8753c34 512extern BlockDriver bdrv_bochs;
6a0f9e82 513extern BlockDriver bdrv_vpc;
de167e41 514extern BlockDriver bdrv_vvfat;
faea38e7
FB
515extern BlockDriver bdrv_qcow2;
516
517typedef struct BlockDriverInfo {
518 /* in bytes, 0 if irrelevant */
519 int cluster_size;
520 /* offset at which the VM state can be saved (0 if not possible) */
521 int64_t vm_state_offset;
522} BlockDriverInfo;
523
524typedef struct QEMUSnapshotInfo {
525 char id_str[128]; /* unique snapshot id */
526 /* the following fields are informative. They are not needed for
527 the consistency of the snapshot */
528 char name[256]; /* user choosen name */
529 uint32_t vm_state_size; /* VM state info size */
530 uint32_t date_sec; /* UTC date of the snapshot */
531 uint32_t date_nsec;
532 uint64_t vm_clock_nsec; /* VM clock relative to boot */
533} QEMUSnapshotInfo;
ea2384d3 534
83f64091
FB
535#define BDRV_O_RDONLY 0x0000
536#define BDRV_O_RDWR 0x0002
537#define BDRV_O_ACCESS 0x0003
538#define BDRV_O_CREAT 0x0004 /* create an empty file */
539#define BDRV_O_SNAPSHOT 0x0008 /* open the file read only and save writes in a snapshot */
540#define BDRV_O_FILE 0x0010 /* open as a raw file (do not try to
541 use a disk image format on top of
542 it (default for
543 bdrv_file_open()) */
544
ea2384d3
FB
545void bdrv_init(void);
546BlockDriver *bdrv_find_format(const char *format_name);
547int bdrv_create(BlockDriver *drv,
548 const char *filename, int64_t size_in_sectors,
549 const char *backing_file, int flags);
c4b1fcc0
FB
550BlockDriverState *bdrv_new(const char *device_name);
551void bdrv_delete(BlockDriverState *bs);
83f64091
FB
552int bdrv_file_open(BlockDriverState **pbs, const char *filename, int flags);
553int bdrv_open(BlockDriverState *bs, const char *filename, int flags);
554int bdrv_open2(BlockDriverState *bs, const char *filename, int flags,
ea2384d3 555 BlockDriver *drv);
fc01f7e7
FB
556void bdrv_close(BlockDriverState *bs);
557int bdrv_read(BlockDriverState *bs, int64_t sector_num,
558 uint8_t *buf, int nb_sectors);
559int bdrv_write(BlockDriverState *bs, int64_t sector_num,
560 const uint8_t *buf, int nb_sectors);
83f64091
FB
561int bdrv_pread(BlockDriverState *bs, int64_t offset,
562 void *buf, int count);
563int bdrv_pwrite(BlockDriverState *bs, int64_t offset,
564 const void *buf, int count);
565int bdrv_truncate(BlockDriverState *bs, int64_t offset);
566int64_t bdrv_getlength(BlockDriverState *bs);
fc01f7e7 567void bdrv_get_geometry(BlockDriverState *bs, int64_t *nb_sectors_ptr);
33e3963e 568int bdrv_commit(BlockDriverState *bs);
77fef8c1 569void bdrv_set_boot_sector(BlockDriverState *bs, const uint8_t *data, int size);
83f64091
FB
570/* async block I/O */
571typedef struct BlockDriverAIOCB BlockDriverAIOCB;
572typedef void BlockDriverCompletionFunc(void *opaque, int ret);
573
ce1a14dc
PB
574BlockDriverAIOCB *bdrv_aio_read(BlockDriverState *bs, int64_t sector_num,
575 uint8_t *buf, int nb_sectors,
576 BlockDriverCompletionFunc *cb, void *opaque);
577BlockDriverAIOCB *bdrv_aio_write(BlockDriverState *bs, int64_t sector_num,
578 const uint8_t *buf, int nb_sectors,
579 BlockDriverCompletionFunc *cb, void *opaque);
83f64091 580void bdrv_aio_cancel(BlockDriverAIOCB *acb);
83f64091
FB
581
582void qemu_aio_init(void);
583void qemu_aio_poll(void);
584void qemu_aio_wait_start(void);
585void qemu_aio_wait(void);
586void qemu_aio_wait_end(void);
587
7a6cba61
PB
588/* Ensure contents are flushed to disk. */
589void bdrv_flush(BlockDriverState *bs);
33e3963e 590
c4b1fcc0
FB
591#define BDRV_TYPE_HD 0
592#define BDRV_TYPE_CDROM 1
593#define BDRV_TYPE_FLOPPY 2
46d4767d
FB
594#define BIOS_ATA_TRANSLATION_AUTO 0
595#define BIOS_ATA_TRANSLATION_NONE 1
596#define BIOS_ATA_TRANSLATION_LBA 2
c4b1fcc0
FB
597
598void bdrv_set_geometry_hint(BlockDriverState *bs,
599 int cyls, int heads, int secs);
600void bdrv_set_type_hint(BlockDriverState *bs, int type);
46d4767d 601void bdrv_set_translation_hint(BlockDriverState *bs, int translation);
c4b1fcc0
FB
602void bdrv_get_geometry_hint(BlockDriverState *bs,
603 int *pcyls, int *pheads, int *psecs);
604int bdrv_get_type_hint(BlockDriverState *bs);
46d4767d 605int bdrv_get_translation_hint(BlockDriverState *bs);
c4b1fcc0
FB
606int bdrv_is_removable(BlockDriverState *bs);
607int bdrv_is_read_only(BlockDriverState *bs);
608int bdrv_is_inserted(BlockDriverState *bs);
19cb3738 609int bdrv_media_changed(BlockDriverState *bs);
c4b1fcc0
FB
610int bdrv_is_locked(BlockDriverState *bs);
611void bdrv_set_locked(BlockDriverState *bs, int locked);
19cb3738 612void bdrv_eject(BlockDriverState *bs, int eject_flag);
c4b1fcc0
FB
613void bdrv_set_change_cb(BlockDriverState *bs,
614 void (*change_cb)(void *opaque), void *opaque);
ea2384d3 615void bdrv_get_format(BlockDriverState *bs, char *buf, int buf_size);
c4b1fcc0
FB
616void bdrv_info(void);
617BlockDriverState *bdrv_find(const char *name);
82c643ff 618void bdrv_iterate(void (*it)(void *opaque, const char *name), void *opaque);
ea2384d3
FB
619int bdrv_is_encrypted(BlockDriverState *bs);
620int bdrv_set_key(BlockDriverState *bs, const char *key);
621void bdrv_iterate_format(void (*it)(void *opaque, const char *name),
622 void *opaque);
623const char *bdrv_get_device_name(BlockDriverState *bs);
faea38e7
FB
624int bdrv_write_compressed(BlockDriverState *bs, int64_t sector_num,
625 const uint8_t *buf, int nb_sectors);
626int bdrv_get_info(BlockDriverState *bs, BlockDriverInfo *bdi);
c4b1fcc0 627
83f64091
FB
628void bdrv_get_backing_filename(BlockDriverState *bs,
629 char *filename, int filename_size);
faea38e7
FB
630int bdrv_snapshot_create(BlockDriverState *bs,
631 QEMUSnapshotInfo *sn_info);
632int bdrv_snapshot_goto(BlockDriverState *bs,
633 const char *snapshot_id);
634int bdrv_snapshot_delete(BlockDriverState *bs, const char *snapshot_id);
635int bdrv_snapshot_list(BlockDriverState *bs,
636 QEMUSnapshotInfo **psn_info);
637char *bdrv_snapshot_dump(char *buf, int buf_size, QEMUSnapshotInfo *sn);
638
639char *get_human_readable_size(char *buf, int buf_size, int64_t size);
83f64091
FB
640int path_is_absolute(const char *path);
641void path_combine(char *dest, int dest_size,
642 const char *base_path,
643 const char *filename);
ea2384d3
FB
644
645#ifndef QEMU_TOOL
54fa5af5
FB
646
647typedef void QEMUMachineInitFunc(int ram_size, int vga_ram_size,
648 int boot_device,
649 DisplayState *ds, const char **fd_filename, int snapshot,
650 const char *kernel_filename, const char *kernel_cmdline,
651 const char *initrd_filename);
652
653typedef struct QEMUMachine {
654 const char *name;
655 const char *desc;
656 QEMUMachineInitFunc *init;
657 struct QEMUMachine *next;
658} QEMUMachine;
659
660int qemu_register_machine(QEMUMachine *m);
661
662typedef void SetIRQFunc(void *opaque, int irq_num, int level);
3de388f6 663typedef void IRQRequestFunc(void *opaque, int level);
54fa5af5 664
26aa7d72
FB
665/* ISA bus */
666
667extern target_phys_addr_t isa_mem_base;
668
669typedef void (IOPortWriteFunc)(void *opaque, uint32_t address, uint32_t data);
670typedef uint32_t (IOPortReadFunc)(void *opaque, uint32_t address);
671
672int register_ioport_read(int start, int length, int size,
673 IOPortReadFunc *func, void *opaque);
674int register_ioport_write(int start, int length, int size,
675 IOPortWriteFunc *func, void *opaque);
69b91039
FB
676void isa_unassign_ioport(int start, int length);
677
678/* PCI bus */
679
69b91039
FB
680extern target_phys_addr_t pci_mem_base;
681
46e50e9d 682typedef struct PCIBus PCIBus;
69b91039
FB
683typedef struct PCIDevice PCIDevice;
684
685typedef void PCIConfigWriteFunc(PCIDevice *pci_dev,
686 uint32_t address, uint32_t data, int len);
687typedef uint32_t PCIConfigReadFunc(PCIDevice *pci_dev,
688 uint32_t address, int len);
689typedef void PCIMapIORegionFunc(PCIDevice *pci_dev, int region_num,
690 uint32_t addr, uint32_t size, int type);
691
692#define PCI_ADDRESS_SPACE_MEM 0x00
693#define PCI_ADDRESS_SPACE_IO 0x01
694#define PCI_ADDRESS_SPACE_MEM_PREFETCH 0x08
695
696typedef struct PCIIORegion {
5768f5ac 697 uint32_t addr; /* current PCI mapping address. -1 means not mapped */
69b91039
FB
698 uint32_t size;
699 uint8_t type;
700 PCIMapIORegionFunc *map_func;
701} PCIIORegion;
702
8a8696a3
FB
703#define PCI_ROM_SLOT 6
704#define PCI_NUM_REGIONS 7
502a5395
PB
705
706#define PCI_DEVICES_MAX 64
707
708#define PCI_VENDOR_ID 0x00 /* 16 bits */
709#define PCI_DEVICE_ID 0x02 /* 16 bits */
710#define PCI_COMMAND 0x04 /* 16 bits */
711#define PCI_COMMAND_IO 0x1 /* Enable response in I/O space */
712#define PCI_COMMAND_MEMORY 0x2 /* Enable response in Memory space */
713#define PCI_CLASS_DEVICE 0x0a /* Device class */
714#define PCI_INTERRUPT_LINE 0x3c /* 8 bits */
715#define PCI_INTERRUPT_PIN 0x3d /* 8 bits */
716#define PCI_MIN_GNT 0x3e /* 8 bits */
717#define PCI_MAX_LAT 0x3f /* 8 bits */
718
69b91039
FB
719struct PCIDevice {
720 /* PCI config space */
721 uint8_t config[256];
722
723 /* the following fields are read only */
46e50e9d 724 PCIBus *bus;
69b91039
FB
725 int devfn;
726 char name[64];
8a8696a3 727 PCIIORegion io_regions[PCI_NUM_REGIONS];
69b91039
FB
728
729 /* do not access the following fields */
730 PCIConfigReadFunc *config_read;
731 PCIConfigWriteFunc *config_write;
502a5395 732 /* ??? This is a PC-specific hack, and should be removed. */
5768f5ac 733 int irq_index;
69b91039
FB
734};
735
46e50e9d
FB
736PCIDevice *pci_register_device(PCIBus *bus, const char *name,
737 int instance_size, int devfn,
69b91039
FB
738 PCIConfigReadFunc *config_read,
739 PCIConfigWriteFunc *config_write);
740
741void pci_register_io_region(PCIDevice *pci_dev, int region_num,
742 uint32_t size, int type,
743 PCIMapIORegionFunc *map_func);
744
5768f5ac
FB
745void pci_set_irq(PCIDevice *pci_dev, int irq_num, int level);
746
747uint32_t pci_default_read_config(PCIDevice *d,
748 uint32_t address, int len);
749void pci_default_write_config(PCIDevice *d,
750 uint32_t address, uint32_t val, int len);
89b6b508
FB
751void pci_device_save(PCIDevice *s, QEMUFile *f);
752int pci_device_load(PCIDevice *s, QEMUFile *f);
5768f5ac 753
502a5395
PB
754typedef void (*pci_set_irq_fn)(PCIDevice *pci_dev, void *pic,
755 int irq_num, int level);
756PCIBus *pci_register_bus(pci_set_irq_fn set_irq, void *pic, int devfn_min);
757
758void pci_nic_init(PCIBus *bus, NICInfo *nd);
759void pci_data_write(void *opaque, uint32_t addr, uint32_t val, int len);
760uint32_t pci_data_read(void *opaque, uint32_t addr, int len);
761int pci_bus_num(PCIBus *s);
762void pci_for_each_device(void (*fn)(PCIDevice *d));
9995c51f 763
5768f5ac 764void pci_info(void);
26aa7d72 765
502a5395 766/* prep_pci.c */
46e50e9d 767PCIBus *pci_prep_init(void);
77d4bc34 768
502a5395
PB
769/* grackle_pci.c */
770PCIBus *pci_grackle_init(uint32_t base, void *pic);
771
772/* unin_pci.c */
773PCIBus *pci_pmac_init(void *pic);
774
775/* apb_pci.c */
776PCIBus *pci_apb_init(target_ulong special_base, target_ulong mem_base,
777 void *pic);
778
779PCIBus *pci_vpb_init(void *pic);
780
781/* piix_pci.c */
782PCIBus *i440fx_init(void);
783int piix3_init(PCIBus *bus);
784void pci_bios_init(void);
a41b2ff2 785
28b9b5af
FB
786/* openpic.c */
787typedef struct openpic_t openpic_t;
54fa5af5 788void openpic_set_irq(void *opaque, int n_IRQ, int level);
7668a27f
FB
789openpic_t *openpic_init (PCIBus *bus, int *pmem_index, int nb_cpus,
790 CPUState **envp);
28b9b5af 791
54fa5af5
FB
792/* heathrow_pic.c */
793typedef struct HeathrowPICS HeathrowPICS;
794void heathrow_pic_set_irq(void *opaque, int num, int level);
795HeathrowPICS *heathrow_pic_init(int *pmem_index);
796
6a36d84e
FB
797#ifdef HAS_AUDIO
798struct soundhw {
799 const char *name;
800 const char *descr;
801 int enabled;
802 int isa;
803 union {
804 int (*init_isa) (AudioState *s);
805 int (*init_pci) (PCIBus *bus, AudioState *s);
806 } init;
807};
808
809extern struct soundhw soundhw[];
810#endif
811
313aa567
FB
812/* vga.c */
813
74a14f22 814#define VGA_RAM_SIZE (8192 * 1024)
313aa567 815
82c643ff 816struct DisplayState {
313aa567
FB
817 uint8_t *data;
818 int linesize;
819 int depth;
d3079cd2 820 int bgr; /* BGR color order instead of RGB. Only valid for depth == 32 */
82c643ff
FB
821 int width;
822 int height;
24236869
FB
823 void *opaque;
824
313aa567
FB
825 void (*dpy_update)(struct DisplayState *s, int x, int y, int w, int h);
826 void (*dpy_resize)(struct DisplayState *s, int w, int h);
827 void (*dpy_refresh)(struct DisplayState *s);
24236869 828 void (*dpy_copy)(struct DisplayState *s, int src_x, int src_y, int dst_x, int dst_y, int w, int h);
82c643ff 829};
313aa567
FB
830
831static inline void dpy_update(DisplayState *s, int x, int y, int w, int h)
832{
833 s->dpy_update(s, x, y, w, h);
834}
835
836static inline void dpy_resize(DisplayState *s, int w, int h)
837{
838 s->dpy_resize(s, w, h);
839}
840
89b6b508
FB
841int isa_vga_init(DisplayState *ds, uint8_t *vga_ram_base,
842 unsigned long vga_ram_offset, int vga_ram_size);
843int pci_vga_init(PCIBus *bus, DisplayState *ds, uint8_t *vga_ram_base,
844 unsigned long vga_ram_offset, int vga_ram_size,
845 unsigned long vga_bios_offset, int vga_bios_size);
313aa567 846
d6bfa22f 847/* cirrus_vga.c */
46e50e9d 848void pci_cirrus_vga_init(PCIBus *bus, DisplayState *ds, uint8_t *vga_ram_base,
d6bfa22f 849 unsigned long vga_ram_offset, int vga_ram_size);
d6bfa22f
FB
850void isa_cirrus_vga_init(DisplayState *ds, uint8_t *vga_ram_base,
851 unsigned long vga_ram_offset, int vga_ram_size);
852
313aa567 853/* sdl.c */
d63d307f 854void sdl_display_init(DisplayState *ds, int full_screen);
313aa567 855
da4dbf74
FB
856/* cocoa.m */
857void cocoa_display_init(DisplayState *ds, int full_screen);
858
24236869
FB
859/* vnc.c */
860void vnc_display_init(DisplayState *ds, int display);
861
5391d806
FB
862/* ide.c */
863#define MAX_DISKS 4
864
faea38e7 865extern BlockDriverState *bs_table[MAX_DISKS + 1];
5391d806 866
69b91039
FB
867void isa_ide_init(int iobase, int iobase2, int irq,
868 BlockDriverState *hd0, BlockDriverState *hd1);
54fa5af5
FB
869void pci_cmd646_ide_init(PCIBus *bus, BlockDriverState **hd_table,
870 int secondary_ide_enabled);
502a5395 871void pci_piix3_ide_init(PCIBus *bus, BlockDriverState **hd_table, int devfn);
28b9b5af 872int pmac_ide_init (BlockDriverState **hd_table,
54fa5af5 873 SetIRQFunc *set_irq, void *irq_opaque, int irq);
5391d806 874
2e5d83bb
PB
875/* cdrom.c */
876int cdrom_read_toc(int nb_sectors, uint8_t *buf, int msf, int start_track);
877int cdrom_read_toc_raw(int nb_sectors, uint8_t *buf, int msf, int session_num);
878
1d14ffa9 879/* es1370.c */
c0fe3827 880int es1370_init (PCIBus *bus, AudioState *s);
1d14ffa9 881
fb065187 882/* sb16.c */
c0fe3827 883int SB16_init (AudioState *s);
fb065187
FB
884
885/* adlib.c */
c0fe3827 886int Adlib_init (AudioState *s);
fb065187
FB
887
888/* gus.c */
c0fe3827 889int GUS_init (AudioState *s);
27503323
FB
890
891/* dma.c */
85571bc7 892typedef int (*DMA_transfer_handler) (void *opaque, int nchan, int pos, int size);
27503323 893int DMA_get_channel_mode (int nchan);
85571bc7
FB
894int DMA_read_memory (int nchan, void *buf, int pos, int size);
895int DMA_write_memory (int nchan, void *buf, int pos, int size);
27503323
FB
896void DMA_hold_DREQ (int nchan);
897void DMA_release_DREQ (int nchan);
16f62432 898void DMA_schedule(int nchan);
27503323 899void DMA_run (void);
28b9b5af 900void DMA_init (int high_page_enable);
27503323 901void DMA_register_channel (int nchan,
85571bc7
FB
902 DMA_transfer_handler transfer_handler,
903 void *opaque);
7138fcfb
FB
904/* fdc.c */
905#define MAX_FD 2
906extern BlockDriverState *fd_table[MAX_FD];
907
baca51fa
FB
908typedef struct fdctrl_t fdctrl_t;
909
910fdctrl_t *fdctrl_init (int irq_lvl, int dma_chann, int mem_mapped,
911 uint32_t io_base,
912 BlockDriverState **fds);
913int fdctrl_get_drive_type(fdctrl_t *fdctrl, int drive_num);
7138fcfb 914
80cabfad
FB
915/* ne2000.c */
916
7c9d8e07
FB
917void isa_ne2000_init(int base, int irq, NICInfo *nd);
918void pci_ne2000_init(PCIBus *bus, NICInfo *nd);
80cabfad 919
a41b2ff2
PB
920/* rtl8139.c */
921
922void pci_rtl8139_init(PCIBus *bus, NICInfo *nd);
923
e3c2613f
FB
924/* pcnet.c */
925
926void pci_pcnet_init(PCIBus *bus, NICInfo *nd);
927
80cabfad
FB
928/* pckbd.c */
929
80cabfad
FB
930void kbd_init(void);
931
932/* mc146818rtc.c */
933
8a7ddc38 934typedef struct RTCState RTCState;
80cabfad 935
8a7ddc38
FB
936RTCState *rtc_init(int base, int irq);
937void rtc_set_memory(RTCState *s, int addr, int val);
938void rtc_set_date(RTCState *s, const struct tm *tm);
80cabfad
FB
939
940/* serial.c */
941
c4b1fcc0 942typedef struct SerialState SerialState;
e5d13e2f
FB
943SerialState *serial_init(SetIRQFunc *set_irq, void *opaque,
944 int base, int irq, CharDriverState *chr);
945SerialState *serial_mm_init (SetIRQFunc *set_irq, void *opaque,
946 target_ulong base, int it_shift,
947 int irq, CharDriverState *chr);
80cabfad 948
6508fe59
FB
949/* parallel.c */
950
951typedef struct ParallelState ParallelState;
952ParallelState *parallel_init(int base, int irq, CharDriverState *chr);
953
80cabfad
FB
954/* i8259.c */
955
3de388f6
FB
956typedef struct PicState2 PicState2;
957extern PicState2 *isa_pic;
80cabfad 958void pic_set_irq(int irq, int level);
54fa5af5 959void pic_set_irq_new(void *opaque, int irq, int level);
3de388f6 960PicState2 *pic_init(IRQRequestFunc *irq_request, void *irq_request_opaque);
d592d303
FB
961void pic_set_alt_irq_func(PicState2 *s, SetIRQFunc *alt_irq_func,
962 void *alt_irq_opaque);
3de388f6
FB
963int pic_read_irq(PicState2 *s);
964void pic_update_irq(PicState2 *s);
965uint32_t pic_intack_read(PicState2 *s);
c20709aa 966void pic_info(void);
4a0fb71e 967void irq_info(void);
80cabfad 968
c27004ec 969/* APIC */
d592d303
FB
970typedef struct IOAPICState IOAPICState;
971
c27004ec
FB
972int apic_init(CPUState *env);
973int apic_get_interrupt(CPUState *env);
d592d303
FB
974IOAPICState *ioapic_init(void);
975void ioapic_set_irq(void *opaque, int vector, int level);
c27004ec 976
80cabfad
FB
977/* i8254.c */
978
979#define PIT_FREQ 1193182
980
ec844b96
FB
981typedef struct PITState PITState;
982
983PITState *pit_init(int base, int irq);
984void pit_set_gate(PITState *pit, int channel, int val);
985int pit_get_gate(PITState *pit, int channel);
fd06c375
FB
986int pit_get_initial_count(PITState *pit, int channel);
987int pit_get_mode(PITState *pit, int channel);
ec844b96 988int pit_get_out(PITState *pit, int channel, int64_t current_time);
80cabfad 989
fd06c375
FB
990/* pcspk.c */
991void pcspk_init(PITState *);
992int pcspk_audio_init(AudioState *);
993
6515b203
FB
994/* acpi.c */
995extern int acpi_enabled;
502a5395 996void piix4_pm_init(PCIBus *bus, int devfn);
6515b203
FB
997void acpi_bios_init(void);
998
80cabfad 999/* pc.c */
54fa5af5 1000extern QEMUMachine pc_machine;
3dbbdc25 1001extern QEMUMachine isapc_machine;
52ca8d6a 1002extern int fd_bootchk;
80cabfad 1003
6a00d601
FB
1004void ioport_set_a20(int enable);
1005int ioport_get_a20(void);
1006
26aa7d72 1007/* ppc.c */
54fa5af5
FB
1008extern QEMUMachine prep_machine;
1009extern QEMUMachine core99_machine;
1010extern QEMUMachine heathrow_machine;
1011
6af0bf9c
FB
1012/* mips_r4k.c */
1013extern QEMUMachine mips_machine;
1014
27c7ca7e
FB
1015/* shix.c */
1016extern QEMUMachine shix_machine;
1017
8cc43fef
FB
1018#ifdef TARGET_PPC
1019ppc_tb_t *cpu_ppc_tb_init (CPUState *env, uint32_t freq);
1020#endif
64201201 1021void PREP_debug_write (void *opaque, uint32_t addr, uint32_t val);
77d4bc34
FB
1022
1023extern CPUWriteMemoryFunc *PPC_io_write[];
1024extern CPUReadMemoryFunc *PPC_io_read[];
54fa5af5 1025void PPC_debug_write (void *opaque, uint32_t addr, uint32_t val);
26aa7d72 1026
e95c8d51 1027/* sun4m.c */
54fa5af5 1028extern QEMUMachine sun4m_machine;
e80cfcfc 1029uint32_t iommu_translate(uint32_t addr);
ba3c64fb 1030void pic_set_irq_cpu(int irq, int level, unsigned int cpu);
e95c8d51
FB
1031
1032/* iommu.c */
e80cfcfc
FB
1033void *iommu_init(uint32_t addr);
1034uint32_t iommu_translate_local(void *opaque, uint32_t addr);
e95c8d51
FB
1035
1036/* lance.c */
7c9d8e07 1037void lance_init(NICInfo *nd, int irq, uint32_t leaddr, uint32_t ledaddr);
e95c8d51
FB
1038
1039/* tcx.c */
95219897 1040void tcx_init(DisplayState *ds, uint32_t addr, uint8_t *vram_base,
6f7e9aec 1041 unsigned long vram_offset, int vram_size, int width, int height);
e80cfcfc
FB
1042
1043/* slavio_intctl.c */
1044void *slavio_intctl_init();
ba3c64fb 1045void slavio_intctl_set_cpu(void *opaque, unsigned int cpu, CPUState *env);
e80cfcfc
FB
1046void slavio_pic_info(void *opaque);
1047void slavio_irq_info(void *opaque);
1048void slavio_pic_set_irq(void *opaque, int irq, int level);
ba3c64fb 1049void slavio_pic_set_irq_cpu(void *opaque, int irq, int level, unsigned int cpu);
e95c8d51 1050
5fe141fd
FB
1051/* loader.c */
1052int get_image_size(const char *filename);
1053int load_image(const char *filename, uint8_t *addr);
9ee3c029 1054int load_elf(const char *filename, int64_t virt_to_phys_addend, uint64_t *pentry);
e80cfcfc
FB
1055int load_aout(const char *filename, uint8_t *addr);
1056
1057/* slavio_timer.c */
ba3c64fb 1058void slavio_timer_init(uint32_t addr, int irq, int mode, unsigned int cpu);
8d5f07fa 1059
e80cfcfc
FB
1060/* slavio_serial.c */
1061SerialState *slavio_serial_init(int base, int irq, CharDriverState *chr1, CharDriverState *chr2);
1062void slavio_serial_ms_kbd_init(int base, int irq);
e95c8d51 1063
3475187d
FB
1064/* slavio_misc.c */
1065void *slavio_misc_init(uint32_t base, int irq);
1066void slavio_set_power_fail(void *opaque, int power_failing);
1067
6f7e9aec
FB
1068/* esp.c */
1069void esp_init(BlockDriverState **bd, int irq, uint32_t espaddr, uint32_t espdaddr);
1070
3475187d
FB
1071/* sun4u.c */
1072extern QEMUMachine sun4u_machine;
1073
64201201
FB
1074/* NVRAM helpers */
1075#include "hw/m48t59.h"
1076
1077void NVRAM_set_byte (m48t59_t *nvram, uint32_t addr, uint8_t value);
1078uint8_t NVRAM_get_byte (m48t59_t *nvram, uint32_t addr);
1079void NVRAM_set_word (m48t59_t *nvram, uint32_t addr, uint16_t value);
1080uint16_t NVRAM_get_word (m48t59_t *nvram, uint32_t addr);
1081void NVRAM_set_lword (m48t59_t *nvram, uint32_t addr, uint32_t value);
1082uint32_t NVRAM_get_lword (m48t59_t *nvram, uint32_t addr);
1083void NVRAM_set_string (m48t59_t *nvram, uint32_t addr,
1084 const unsigned char *str, uint32_t max);
1085int NVRAM_get_string (m48t59_t *nvram, uint8_t *dst, uint16_t addr, int max);
1086void NVRAM_set_crc (m48t59_t *nvram, uint32_t addr,
1087 uint32_t start, uint32_t count);
1088int PPC_NVRAM_set_params (m48t59_t *nvram, uint16_t NVRAM_size,
1089 const unsigned char *arch,
1090 uint32_t RAM_size, int boot_device,
1091 uint32_t kernel_image, uint32_t kernel_size,
28b9b5af 1092 const char *cmdline,
64201201 1093 uint32_t initrd_image, uint32_t initrd_size,
28b9b5af
FB
1094 uint32_t NVRAM_image,
1095 int width, int height, int depth);
64201201 1096
63066f4f
FB
1097/* adb.c */
1098
1099#define MAX_ADB_DEVICES 16
1100
e2733d20 1101#define ADB_MAX_OUT_LEN 16
63066f4f 1102
e2733d20 1103typedef struct ADBDevice ADBDevice;
63066f4f 1104
e2733d20
FB
1105/* buf = NULL means polling */
1106typedef int ADBDeviceRequest(ADBDevice *d, uint8_t *buf_out,
1107 const uint8_t *buf, int len);
12c28fed
FB
1108typedef int ADBDeviceReset(ADBDevice *d);
1109
63066f4f
FB
1110struct ADBDevice {
1111 struct ADBBusState *bus;
1112 int devaddr;
1113 int handler;
e2733d20 1114 ADBDeviceRequest *devreq;
12c28fed 1115 ADBDeviceReset *devreset;
63066f4f
FB
1116 void *opaque;
1117};
1118
1119typedef struct ADBBusState {
1120 ADBDevice devices[MAX_ADB_DEVICES];
1121 int nb_devices;
e2733d20 1122 int poll_index;
63066f4f
FB
1123} ADBBusState;
1124
e2733d20
FB
1125int adb_request(ADBBusState *s, uint8_t *buf_out,
1126 const uint8_t *buf, int len);
1127int adb_poll(ADBBusState *s, uint8_t *buf_out);
63066f4f
FB
1128
1129ADBDevice *adb_register_device(ADBBusState *s, int devaddr,
e2733d20 1130 ADBDeviceRequest *devreq,
12c28fed 1131 ADBDeviceReset *devreset,
63066f4f
FB
1132 void *opaque);
1133void adb_kbd_init(ADBBusState *bus);
1134void adb_mouse_init(ADBBusState *bus);
1135
1136/* cuda.c */
1137
1138extern ADBBusState adb_bus;
54fa5af5 1139int cuda_init(SetIRQFunc *set_irq, void *irq_opaque, int irq);
63066f4f 1140
bb36d470
FB
1141#include "hw/usb.h"
1142
a594cfbf
FB
1143/* usb ports of the VM */
1144
0d92ed30
PB
1145void qemu_register_usb_port(USBPort *port, void *opaque, int index,
1146 usb_attachfn attach);
a594cfbf 1147
0d92ed30 1148#define VM_USB_HUB_SIZE 8
a594cfbf
FB
1149
1150void do_usb_add(const char *devname);
1151void do_usb_del(const char *devname);
1152void usb_info(void);
1153
2e5d83bb 1154/* scsi-disk.c */
4d611c9a
PB
1155enum scsi_reason {
1156 SCSI_REASON_DONE, /* Command complete. */
1157 SCSI_REASON_DATA /* Transfer complete, more data required. */
1158};
1159
2e5d83bb
PB
1160typedef struct SCSIDevice SCSIDevice;
1161typedef void (*scsi_completionfn)(void *, uint32_t, int);
1162
1163SCSIDevice *scsi_disk_init(BlockDriverState *bdrv,
1164 scsi_completionfn completion,
1165 void *opaque);
1166void scsi_disk_destroy(SCSIDevice *s);
1167
0fc5c15a 1168int32_t scsi_send_command(SCSIDevice *s, uint32_t tag, uint8_t *buf, int lun);
4d611c9a
PB
1169/* SCSI data transfers are asynchrnonous. However, unlike the block IO
1170 layer the completion routine may be called directly by
1171 scsi_{read,write}_data. */
2e5d83bb
PB
1172int scsi_read_data(SCSIDevice *s, uint8_t *data, uint32_t len);
1173int scsi_write_data(SCSIDevice *s, uint8_t *data, uint32_t len);
4d611c9a 1174void scsi_cancel_io(SCSIDevice *s);
2e5d83bb 1175
7d8406be
PB
1176/* lsi53c895a.c */
1177void lsi_scsi_attach(void *opaque, BlockDriverState *bd, int id);
1178void *lsi_scsi_init(PCIBus *bus, int devfn);
1179
b5ff1b31 1180/* integratorcp.c */
40f137e1
PB
1181extern QEMUMachine integratorcp926_machine;
1182extern QEMUMachine integratorcp1026_machine;
b5ff1b31 1183
cdbdb648
PB
1184/* versatilepb.c */
1185extern QEMUMachine versatilepb_machine;
16406950 1186extern QEMUMachine versatileab_machine;
cdbdb648 1187
daa57963
FB
1188/* ps2.c */
1189void *ps2_kbd_init(void (*update_irq)(void *, int), void *update_arg);
1190void *ps2_mouse_init(void (*update_irq)(void *, int), void *update_arg);
1191void ps2_write_mouse(void *, int val);
1192void ps2_write_keyboard(void *, int val);
1193uint32_t ps2_read_data(void *);
1194void ps2_queue(void *, int b);
f94f5d71 1195void ps2_keyboard_set_translation(void *opaque, int mode);
daa57963 1196
80337b66
FB
1197/* smc91c111.c */
1198void smc91c111_init(NICInfo *, uint32_t, void *, int);
1199
bdd5003a 1200/* pl110.c */
95219897 1201void *pl110_init(DisplayState *ds, uint32_t base, void *pic, int irq, int);
bdd5003a 1202
cdbdb648
PB
1203/* pl011.c */
1204void pl011_init(uint32_t base, void *pic, int irq, CharDriverState *chr);
1205
1206/* pl050.c */
1207void pl050_init(uint32_t base, void *pic, int irq, int is_mouse);
1208
1209/* pl080.c */
1210void *pl080_init(uint32_t base, void *pic, int irq);
1211
1212/* pl190.c */
1213void *pl190_init(uint32_t base, void *parent, int irq, int fiq);
1214
1215/* arm-timer.c */
1216void sp804_init(uint32_t base, void *pic, int irq);
1217void icp_pit_init(uint32_t base, void *pic, int irq);
1218
16406950
PB
1219/* arm_boot.c */
1220
1221void arm_load_kernel(int ram_size, const char *kernel_filename,
1222 const char *kernel_cmdline, const char *initrd_filename,
1223 int board_id);
1224
27c7ca7e
FB
1225/* sh7750.c */
1226struct SH7750State;
1227
008a8818 1228struct SH7750State *sh7750_init(CPUState * cpu);
27c7ca7e
FB
1229
1230typedef struct {
1231 /* The callback will be triggered if any of the designated lines change */
1232 uint16_t portamask_trigger;
1233 uint16_t portbmask_trigger;
1234 /* Return 0 if no action was taken */
1235 int (*port_change_cb) (uint16_t porta, uint16_t portb,
1236 uint16_t * periph_pdtra,
1237 uint16_t * periph_portdira,
1238 uint16_t * periph_pdtrb,
1239 uint16_t * periph_portdirb);
1240} sh7750_io_device;
1241
1242int sh7750_register_io_device(struct SH7750State *s,
1243 sh7750_io_device * device);
1244/* tc58128.c */
1245int tc58128_init(struct SH7750State *s, char *zone1, char *zone2);
1246
29133e9a
FB
1247/* NOR flash devices */
1248typedef struct pflash_t pflash_t;
1249
1250pflash_t *pflash_register (target_ulong base, ram_addr_t off,
1251 BlockDriverState *bs,
1252 target_ulong sector_len, int nb_blocs, int width,
1253 uint16_t id0, uint16_t id1,
1254 uint16_t id2, uint16_t id3);
1255
ea2384d3
FB
1256#endif /* defined(QEMU_TOOL) */
1257
c4b1fcc0 1258/* monitor.c */
82c643ff 1259void monitor_init(CharDriverState *hd, int show_banner);
ea2384d3
FB
1260void term_puts(const char *str);
1261void term_vprintf(const char *fmt, va_list ap);
40c3bac3 1262void term_printf(const char *fmt, ...) __attribute__ ((__format__ (__printf__, 1, 2)));
c4b1fcc0
FB
1263void term_flush(void);
1264void term_print_help(void);
ea2384d3
FB
1265void monitor_readline(const char *prompt, int is_password,
1266 char *buf, int buf_size);
1267
1268/* readline.c */
1269typedef void ReadLineFunc(void *opaque, const char *str);
1270
1271extern int completion_index;
1272void add_completion(const char *str);
1273void readline_handle_byte(int ch);
1274void readline_find_completion(const char *cmdline);
1275const char *readline_get_history(unsigned int index);
1276void readline_start(const char *prompt, int is_password,
1277 ReadLineFunc *readline_func, void *opaque);
c4b1fcc0 1278
5e6ad6f9
FB
1279void kqemu_record_dump(void);
1280
fc01f7e7 1281#endif /* VL_H */