]>
Commit | Line | Data |
---|---|---|
1 | /* | |
2 | * Device Tree Include file for Marvell Armada 370 family SoC | |
3 | * | |
4 | * Copyright (C) 2012 Marvell | |
5 | * | |
6 | * Lior Amsalem <alior@marvell.com> | |
7 | * Gregory CLEMENT <gregory.clement@free-electrons.com> | |
8 | * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> | |
9 | * | |
10 | * This file is dual-licensed: you can use it either under the terms | |
11 | * of the GPL or the X11 license, at your option. Note that this dual | |
12 | * licensing only applies to this file, and not this project as a | |
13 | * whole. | |
14 | * | |
15 | * a) This file is free software; you can redistribute it and/or | |
16 | * modify it under the terms of the GNU General Public License as | |
17 | * published by the Free Software Foundation; either version 2 of the | |
18 | * License, or (at your option) any later version. | |
19 | * | |
20 | * This file is distributed in the hope that it will be useful, | |
21 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
22 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
23 | * GNU General Public License for more details. | |
24 | * | |
25 | * Or, alternatively, | |
26 | * | |
27 | * b) Permission is hereby granted, free of charge, to any person | |
28 | * obtaining a copy of this software and associated documentation | |
29 | * files (the "Software"), to deal in the Software without | |
30 | * restriction, including without limitation the rights to use, | |
31 | * copy, modify, merge, publish, distribute, sublicense, and/or | |
32 | * sell copies of the Software, and to permit persons to whom the | |
33 | * Software is furnished to do so, subject to the following | |
34 | * conditions: | |
35 | * | |
36 | * The above copyright notice and this permission notice shall be | |
37 | * included in all copies or substantial portions of the Software. | |
38 | * | |
39 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, | |
40 | * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES | |
41 | * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND | |
42 | * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT | |
43 | * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, | |
44 | * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING | |
45 | * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | |
46 | * OTHER DEALINGS IN THE SOFTWARE. | |
47 | * | |
48 | * Contains definitions specific to the Armada 370 SoC that are not | |
49 | * common to all Armada SoCs. | |
50 | */ | |
51 | ||
52 | #include "armada-370-xp.dtsi" | |
53 | ||
54 | / { | |
55 | #address-cells = <1>; | |
56 | #size-cells = <1>; | |
57 | ||
58 | model = "Marvell Armada 370 family SoC"; | |
59 | compatible = "marvell,armada370", "marvell,armada-370-xp"; | |
60 | ||
61 | aliases { | |
62 | gpio0 = &gpio0; | |
63 | gpio1 = &gpio1; | |
64 | gpio2 = &gpio2; | |
65 | }; | |
66 | ||
67 | soc { | |
68 | compatible = "marvell,armada370-mbus", "simple-bus"; | |
69 | ||
70 | bootrom { | |
71 | compatible = "marvell,bootrom"; | |
72 | reg = <MBUS_ID(0x01, 0xe0) 0 0x100000>; | |
73 | }; | |
74 | ||
75 | pciec: pcie-controller@82000000 { | |
76 | compatible = "marvell,armada-370-pcie"; | |
77 | status = "disabled"; | |
78 | device_type = "pci"; | |
79 | ||
80 | #address-cells = <3>; | |
81 | #size-cells = <2>; | |
82 | ||
83 | msi-parent = <&mpic>; | |
84 | bus-range = <0x00 0xff>; | |
85 | ||
86 | ranges = | |
87 | <0x82000000 0 0x40000 MBUS_ID(0xf0, 0x01) 0x40000 0 0x00002000 | |
88 | 0x82000000 0 0x80000 MBUS_ID(0xf0, 0x01) 0x80000 0 0x00002000 | |
89 | 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */ | |
90 | 0x81000000 0x1 0 MBUS_ID(0x04, 0xe0) 0 1 0 /* Port 0.0 IO */ | |
91 | 0x82000000 0x2 0 MBUS_ID(0x08, 0xe8) 0 1 0 /* Port 1.0 MEM */ | |
92 | 0x81000000 0x2 0 MBUS_ID(0x08, 0xe0) 0 1 0 /* Port 1.0 IO */>; | |
93 | ||
94 | pcie0: pcie@1,0 { | |
95 | device_type = "pci"; | |
96 | assigned-addresses = <0x82000800 0 0x40000 0 0x2000>; | |
97 | reg = <0x0800 0 0 0 0>; | |
98 | #address-cells = <3>; | |
99 | #size-cells = <2>; | |
100 | #interrupt-cells = <1>; | |
101 | ranges = <0x82000000 0 0 0x82000000 0x1 0 1 0 | |
102 | 0x81000000 0 0 0x81000000 0x1 0 1 0>; | |
103 | interrupt-map-mask = <0 0 0 0>; | |
104 | interrupt-map = <0 0 0 0 &mpic 58>; | |
105 | marvell,pcie-port = <0>; | |
106 | marvell,pcie-lane = <0>; | |
107 | clocks = <&gateclk 5>; | |
108 | status = "disabled"; | |
109 | }; | |
110 | ||
111 | pcie2: pcie@2,0 { | |
112 | device_type = "pci"; | |
113 | assigned-addresses = <0x82002800 0 0x80000 0 0x2000>; | |
114 | reg = <0x1000 0 0 0 0>; | |
115 | #address-cells = <3>; | |
116 | #size-cells = <2>; | |
117 | #interrupt-cells = <1>; | |
118 | ranges = <0x82000000 0 0 0x82000000 0x2 0 1 0 | |
119 | 0x81000000 0 0 0x81000000 0x2 0 1 0>; | |
120 | interrupt-map-mask = <0 0 0 0>; | |
121 | interrupt-map = <0 0 0 0 &mpic 62>; | |
122 | marvell,pcie-port = <1>; | |
123 | marvell,pcie-lane = <0>; | |
124 | clocks = <&gateclk 9>; | |
125 | status = "disabled"; | |
126 | }; | |
127 | }; | |
128 | ||
129 | internal-regs { | |
130 | L2: l2-cache@8000 { | |
131 | compatible = "marvell,aurora-outer-cache"; | |
132 | reg = <0x08000 0x1000>; | |
133 | cache-id-part = <0x100>; | |
134 | cache-level = <2>; | |
135 | cache-unified; | |
136 | wt-override; | |
137 | }; | |
138 | ||
139 | gpio0: gpio@18100 { | |
140 | compatible = "marvell,orion-gpio"; | |
141 | reg = <0x18100 0x40>; | |
142 | ngpios = <32>; | |
143 | gpio-controller; | |
144 | #gpio-cells = <2>; | |
145 | interrupt-controller; | |
146 | #interrupt-cells = <2>; | |
147 | interrupts = <82>, <83>, <84>, <85>; | |
148 | }; | |
149 | ||
150 | gpio1: gpio@18140 { | |
151 | compatible = "marvell,orion-gpio"; | |
152 | reg = <0x18140 0x40>; | |
153 | ngpios = <32>; | |
154 | gpio-controller; | |
155 | #gpio-cells = <2>; | |
156 | interrupt-controller; | |
157 | #interrupt-cells = <2>; | |
158 | interrupts = <87>, <88>, <89>, <90>; | |
159 | }; | |
160 | ||
161 | gpio2: gpio@18180 { | |
162 | compatible = "marvell,orion-gpio"; | |
163 | reg = <0x18180 0x40>; | |
164 | ngpios = <2>; | |
165 | gpio-controller; | |
166 | #gpio-cells = <2>; | |
167 | interrupt-controller; | |
168 | #interrupt-cells = <2>; | |
169 | interrupts = <91>; | |
170 | }; | |
171 | ||
172 | ||
173 | systemc: system-controller@18200 { | |
174 | compatible = "marvell,armada-370-xp-system-controller"; | |
175 | reg = <0x18200 0x100>; | |
176 | }; | |
177 | ||
178 | gateclk: clock-gating-control@18220 { | |
179 | compatible = "marvell,armada-370-gating-clock"; | |
180 | reg = <0x18220 0x4>; | |
181 | clocks = <&coreclk 0>; | |
182 | #clock-cells = <1>; | |
183 | }; | |
184 | ||
185 | coreclk: mvebu-sar@18230 { | |
186 | compatible = "marvell,armada-370-core-clock"; | |
187 | reg = <0x18230 0x08>; | |
188 | #clock-cells = <1>; | |
189 | }; | |
190 | ||
191 | thermal: thermal@18300 { | |
192 | compatible = "marvell,armada370-thermal"; | |
193 | reg = <0x18300 0x4 | |
194 | 0x18304 0x4>; | |
195 | status = "okay"; | |
196 | }; | |
197 | ||
198 | sscg: sscg@18330 { | |
199 | reg = <0x18330 0x4>; | |
200 | }; | |
201 | ||
202 | cpuconf: cpu-config@21000 { | |
203 | compatible = "marvell,armada-370-cpu-config"; | |
204 | reg = <0x21000 0x8>; | |
205 | }; | |
206 | ||
207 | audio_controller: audio-controller@30000 { | |
208 | #sound-dai-cells = <1>; | |
209 | compatible = "marvell,armada370-audio"; | |
210 | reg = <0x30000 0x4000>; | |
211 | interrupts = <93>; | |
212 | clocks = <&gateclk 0>; | |
213 | clock-names = "internal"; | |
214 | status = "disabled"; | |
215 | }; | |
216 | ||
217 | xor0: xor@60800 { | |
218 | compatible = "marvell,orion-xor"; | |
219 | reg = <0x60800 0x100 | |
220 | 0x60A00 0x100>; | |
221 | status = "okay"; | |
222 | ||
223 | xor00 { | |
224 | interrupts = <51>; | |
225 | dmacap,memcpy; | |
226 | dmacap,xor; | |
227 | }; | |
228 | xor01 { | |
229 | interrupts = <52>; | |
230 | dmacap,memcpy; | |
231 | dmacap,xor; | |
232 | dmacap,memset; | |
233 | }; | |
234 | }; | |
235 | ||
236 | xor1: xor@60900 { | |
237 | compatible = "marvell,orion-xor"; | |
238 | reg = <0x60900 0x100 | |
239 | 0x60b00 0x100>; | |
240 | status = "okay"; | |
241 | ||
242 | xor10 { | |
243 | interrupts = <94>; | |
244 | dmacap,memcpy; | |
245 | dmacap,xor; | |
246 | }; | |
247 | xor11 { | |
248 | interrupts = <95>; | |
249 | dmacap,memcpy; | |
250 | dmacap,xor; | |
251 | dmacap,memset; | |
252 | }; | |
253 | }; | |
254 | ||
255 | cesa: crypto@90000 { | |
256 | compatible = "marvell,armada-370-crypto"; | |
257 | reg = <0x90000 0x10000>; | |
258 | reg-names = "regs"; | |
259 | interrupts = <48>; | |
260 | clocks = <&gateclk 23>; | |
261 | clock-names = "cesa0"; | |
262 | marvell,crypto-srams = <&crypto_sram>; | |
263 | marvell,crypto-sram-size = <0x7e0>; | |
264 | }; | |
265 | }; | |
266 | ||
267 | crypto_sram: sa-sram { | |
268 | compatible = "mmio-sram"; | |
269 | reg = <MBUS_ID(0x09, 0x01) 0 0x800>; | |
270 | reg-names = "sram"; | |
271 | clocks = <&gateclk 23>; | |
272 | #address-cells = <1>; | |
273 | #size-cells = <1>; | |
274 | ranges = <0 MBUS_ID(0x09, 0x01) 0 0x800>; | |
275 | ||
276 | /* | |
277 | * The Armada 370 has an erratum preventing the use of | |
278 | * the standard workflow for CPU idle support (relying | |
279 | * on the BootROM code to enter/exit idle state). | |
280 | * Reserve some amount of the crypto SRAM to put the | |
281 | * cpuidle workaround. | |
282 | */ | |
283 | idle-sram@0 { | |
284 | reg = <0x0 0x20>; | |
285 | }; | |
286 | }; | |
287 | }; | |
288 | }; | |
289 | ||
290 | /* | |
291 | * Default UART pinctrl setting without RTS/CTS, can be overwritten on | |
292 | * board level if a different configuration is used. | |
293 | */ | |
294 | ||
295 | &uart0 { | |
296 | pinctrl-0 = <&uart0_pins>; | |
297 | pinctrl-names = "default"; | |
298 | }; | |
299 | ||
300 | &uart1 { | |
301 | pinctrl-0 = <&uart1_pins>; | |
302 | pinctrl-names = "default"; | |
303 | }; | |
304 | ||
305 | &i2c0 { | |
306 | reg = <0x11000 0x20>; | |
307 | }; | |
308 | ||
309 | &i2c1 { | |
310 | reg = <0x11100 0x20>; | |
311 | }; | |
312 | ||
313 | &mpic { | |
314 | reg = <0x20a00 0x1d0>, <0x21870 0x58>; | |
315 | }; | |
316 | ||
317 | &timer { | |
318 | compatible = "marvell,armada-370-timer"; | |
319 | clocks = <&coreclk 2>; | |
320 | }; | |
321 | ||
322 | &watchdog { | |
323 | compatible = "marvell,armada-370-wdt"; | |
324 | clocks = <&coreclk 2>; | |
325 | }; | |
326 | ||
327 | &usb0 { | |
328 | clocks = <&coreclk 0>; | |
329 | }; | |
330 | ||
331 | &usb1 { | |
332 | clocks = <&coreclk 0>; | |
333 | }; | |
334 | ||
335 | ð0 { | |
336 | compatible = "marvell,armada-370-neta"; | |
337 | }; | |
338 | ||
339 | ð1 { | |
340 | compatible = "marvell,armada-370-neta"; | |
341 | }; | |
342 | ||
343 | &pinctrl { | |
344 | compatible = "marvell,mv88f6710-pinctrl"; | |
345 | ||
346 | spi0_pins1: spi0-pins1 { | |
347 | marvell,pins = "mpp33", "mpp34", | |
348 | "mpp35", "mpp36"; | |
349 | marvell,function = "spi0"; | |
350 | }; | |
351 | ||
352 | spi0_pins2: spi0_pins2 { | |
353 | marvell,pins = "mpp32", "mpp63", | |
354 | "mpp64", "mpp65"; | |
355 | marvell,function = "spi0"; | |
356 | }; | |
357 | ||
358 | spi1_pins: spi1-pins { | |
359 | marvell,pins = "mpp49", "mpp50", | |
360 | "mpp51", "mpp52"; | |
361 | marvell,function = "spi1"; | |
362 | }; | |
363 | ||
364 | uart0_pins: uart0-pins { | |
365 | marvell,pins = "mpp0", "mpp1"; | |
366 | marvell,function = "uart0"; | |
367 | }; | |
368 | ||
369 | uart1_pins: uart1-pins { | |
370 | marvell,pins = "mpp41", "mpp42"; | |
371 | marvell,function = "uart1"; | |
372 | }; | |
373 | ||
374 | sdio_pins1: sdio-pins1 { | |
375 | marvell,pins = "mpp9", "mpp11", "mpp12", | |
376 | "mpp13", "mpp14", "mpp15"; | |
377 | marvell,function = "sd0"; | |
378 | }; | |
379 | ||
380 | sdio_pins2: sdio-pins2 { | |
381 | marvell,pins = "mpp47", "mpp48", "mpp49", | |
382 | "mpp50", "mpp51", "mpp52"; | |
383 | marvell,function = "sd0"; | |
384 | }; | |
385 | ||
386 | sdio_pins3: sdio-pins3 { | |
387 | marvell,pins = "mpp48", "mpp49", "mpp50", | |
388 | "mpp51", "mpp52", "mpp53"; | |
389 | marvell,function = "sd0"; | |
390 | }; | |
391 | ||
392 | i2c0_pins: i2c0-pins { | |
393 | marvell,pins = "mpp2", "mpp3"; | |
394 | marvell,function = "i2c0"; | |
395 | }; | |
396 | ||
397 | i2s_pins1: i2s-pins1 { | |
398 | marvell,pins = "mpp5", "mpp6", "mpp7", | |
399 | "mpp8", "mpp9", "mpp10", | |
400 | "mpp12", "mpp13"; | |
401 | marvell,function = "audio"; | |
402 | }; | |
403 | ||
404 | i2s_pins2: i2s-pins2 { | |
405 | marvell,pins = "mpp49", "mpp47", "mpp50", | |
406 | "mpp59", "mpp57", "mpp61", | |
407 | "mpp62", "mpp60", "mpp58"; | |
408 | marvell,function = "audio"; | |
409 | }; | |
410 | ||
411 | mdio_pins: mdio-pins { | |
412 | marvell,pins = "mpp17", "mpp18"; | |
413 | marvell,function = "ge"; | |
414 | }; | |
415 | ||
416 | ge0_rgmii_pins: ge0-rgmii-pins { | |
417 | marvell,pins = "mpp5", "mpp6", "mpp7", "mpp8", | |
418 | "mpp9", "mpp10", "mpp11", "mpp12", | |
419 | "mpp13", "mpp14", "mpp15", "mpp16"; | |
420 | marvell,function = "ge0"; | |
421 | }; | |
422 | ||
423 | ge1_rgmii_pins: ge1-rgmii-pins { | |
424 | marvell,pins = "mpp19", "mpp20", "mpp21", "mpp22", | |
425 | "mpp23", "mpp24", "mpp25", "mpp26", | |
426 | "mpp27", "mpp28", "mpp29", "mpp30"; | |
427 | marvell,function = "ge1"; | |
428 | }; | |
429 | }; | |
430 | ||
431 | /* | |
432 | * Default SPI pinctrl setting, can be overwritten on | |
433 | * board level if a different configuration is used. | |
434 | */ | |
435 | &spi0 { | |
436 | compatible = "marvell,armada-370-spi", "marvell,orion-spi"; | |
437 | pinctrl-0 = <&spi0_pins1>; | |
438 | pinctrl-names = "default"; | |
439 | }; | |
440 | ||
441 | &spi1 { | |
442 | compatible = "marvell,armada-370-spi", "marvell,orion-spi"; | |
443 | pinctrl-0 = <&spi1_pins>; | |
444 | pinctrl-names = "default"; | |
445 | }; |