]>
Commit | Line | Data |
---|---|---|
1 | /** | |
2 | * ep0.c - DesignWare USB3 DRD Controller Endpoint 0 Handling | |
3 | * | |
4 | * Copyright (C) 2010-2011 Texas Instruments Incorporated - http://www.ti.com | |
5 | * | |
6 | * Authors: Felipe Balbi <balbi@ti.com>, | |
7 | * Sebastian Andrzej Siewior <bigeasy@linutronix.de> | |
8 | * | |
9 | * Redistribution and use in source and binary forms, with or without | |
10 | * modification, are permitted provided that the following conditions | |
11 | * are met: | |
12 | * 1. Redistributions of source code must retain the above copyright | |
13 | * notice, this list of conditions, and the following disclaimer, | |
14 | * without modification. | |
15 | * 2. Redistributions in binary form must reproduce the above copyright | |
16 | * notice, this list of conditions and the following disclaimer in the | |
17 | * documentation and/or other materials provided with the distribution. | |
18 | * 3. The names of the above-listed copyright holders may not be used | |
19 | * to endorse or promote products derived from this software without | |
20 | * specific prior written permission. | |
21 | * | |
22 | * ALTERNATIVELY, this software may be distributed under the terms of the | |
23 | * GNU General Public License ("GPL") version 2, as published by the Free | |
24 | * Software Foundation. | |
25 | * | |
26 | * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS | |
27 | * IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, | |
28 | * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR | |
29 | * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR | |
30 | * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, | |
31 | * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, | |
32 | * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR | |
33 | * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF | |
34 | * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING | |
35 | * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS | |
36 | * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. | |
37 | */ | |
38 | ||
39 | #include <linux/kernel.h> | |
40 | #include <linux/slab.h> | |
41 | #include <linux/spinlock.h> | |
42 | #include <linux/platform_device.h> | |
43 | #include <linux/pm_runtime.h> | |
44 | #include <linux/interrupt.h> | |
45 | #include <linux/io.h> | |
46 | #include <linux/list.h> | |
47 | #include <linux/dma-mapping.h> | |
48 | ||
49 | #include <linux/usb/ch9.h> | |
50 | #include <linux/usb/gadget.h> | |
51 | #include <linux/usb/composite.h> | |
52 | ||
53 | #include "core.h" | |
54 | #include "gadget.h" | |
55 | #include "io.h" | |
56 | ||
57 | static void __dwc3_ep0_do_control_status(struct dwc3 *dwc, struct dwc3_ep *dep); | |
58 | static void __dwc3_ep0_do_control_data(struct dwc3 *dwc, | |
59 | struct dwc3_ep *dep, struct dwc3_request *req); | |
60 | ||
61 | static const char *dwc3_ep0_state_string(enum dwc3_ep0_state state) | |
62 | { | |
63 | switch (state) { | |
64 | case EP0_UNCONNECTED: | |
65 | return "Unconnected"; | |
66 | case EP0_SETUP_PHASE: | |
67 | return "Setup Phase"; | |
68 | case EP0_DATA_PHASE: | |
69 | return "Data Phase"; | |
70 | case EP0_STATUS_PHASE: | |
71 | return "Status Phase"; | |
72 | default: | |
73 | return "UNKNOWN"; | |
74 | } | |
75 | } | |
76 | ||
77 | static int dwc3_ep0_start_trans(struct dwc3 *dwc, u8 epnum, dma_addr_t buf_dma, | |
78 | u32 len, u32 type) | |
79 | { | |
80 | struct dwc3_gadget_ep_cmd_params params; | |
81 | struct dwc3_trb *trb; | |
82 | struct dwc3_ep *dep; | |
83 | ||
84 | int ret; | |
85 | ||
86 | dep = dwc->eps[epnum]; | |
87 | if (dep->flags & DWC3_EP_BUSY) { | |
88 | dev_vdbg(dwc->dev, "%s: still busy\n", dep->name); | |
89 | return 0; | |
90 | } | |
91 | ||
92 | trb = dwc->ep0_trb; | |
93 | ||
94 | trb->bpl = lower_32_bits(buf_dma); | |
95 | trb->bph = upper_32_bits(buf_dma); | |
96 | trb->size = len; | |
97 | trb->ctrl = type; | |
98 | ||
99 | trb->ctrl |= (DWC3_TRB_CTRL_HWO | |
100 | | DWC3_TRB_CTRL_LST | |
101 | | DWC3_TRB_CTRL_IOC | |
102 | | DWC3_TRB_CTRL_ISP_IMI); | |
103 | ||
104 | memset(¶ms, 0, sizeof(params)); | |
105 | params.param0 = upper_32_bits(dwc->ep0_trb_addr); | |
106 | params.param1 = lower_32_bits(dwc->ep0_trb_addr); | |
107 | ||
108 | ret = dwc3_send_gadget_ep_cmd(dwc, dep->number, | |
109 | DWC3_DEPCMD_STARTTRANSFER, ¶ms); | |
110 | if (ret < 0) { | |
111 | dev_dbg(dwc->dev, "failed to send STARTTRANSFER command\n"); | |
112 | return ret; | |
113 | } | |
114 | ||
115 | dep->flags |= DWC3_EP_BUSY; | |
116 | dep->res_trans_idx = dwc3_gadget_ep_get_transfer_index(dwc, | |
117 | dep->number); | |
118 | ||
119 | dwc->ep0_next_event = DWC3_EP0_COMPLETE; | |
120 | ||
121 | return 0; | |
122 | } | |
123 | ||
124 | static int __dwc3_gadget_ep0_queue(struct dwc3_ep *dep, | |
125 | struct dwc3_request *req) | |
126 | { | |
127 | struct dwc3 *dwc = dep->dwc; | |
128 | int ret = 0; | |
129 | ||
130 | req->request.actual = 0; | |
131 | req->request.status = -EINPROGRESS; | |
132 | req->epnum = dep->number; | |
133 | ||
134 | list_add_tail(&req->list, &dep->request_list); | |
135 | ||
136 | /* | |
137 | * Gadget driver might not be quick enough to queue a request | |
138 | * before we get a Transfer Not Ready event on this endpoint. | |
139 | * | |
140 | * In that case, we will set DWC3_EP_PENDING_REQUEST. When that | |
141 | * flag is set, it's telling us that as soon as Gadget queues the | |
142 | * required request, we should kick the transfer here because the | |
143 | * IRQ we were waiting for is long gone. | |
144 | */ | |
145 | if (dep->flags & DWC3_EP_PENDING_REQUEST) { | |
146 | unsigned direction; | |
147 | ||
148 | direction = !!(dep->flags & DWC3_EP0_DIR_IN); | |
149 | ||
150 | if (dwc->ep0state != EP0_DATA_PHASE) { | |
151 | dev_WARN(dwc->dev, "Unexpected pending request\n"); | |
152 | return 0; | |
153 | } | |
154 | ||
155 | __dwc3_ep0_do_control_data(dwc, dwc->eps[direction], req); | |
156 | ||
157 | dep->flags &= ~(DWC3_EP_PENDING_REQUEST | | |
158 | DWC3_EP0_DIR_IN); | |
159 | } else if (dwc->delayed_status) { | |
160 | dwc->delayed_status = false; | |
161 | ||
162 | if (dwc->ep0state == EP0_STATUS_PHASE) | |
163 | __dwc3_ep0_do_control_status(dwc, dwc->eps[1]); | |
164 | else | |
165 | dev_dbg(dwc->dev, "too early for delayed status\n"); | |
166 | } | |
167 | ||
168 | return ret; | |
169 | } | |
170 | ||
171 | int dwc3_gadget_ep0_queue(struct usb_ep *ep, struct usb_request *request, | |
172 | gfp_t gfp_flags) | |
173 | { | |
174 | struct dwc3_request *req = to_dwc3_request(request); | |
175 | struct dwc3_ep *dep = to_dwc3_ep(ep); | |
176 | struct dwc3 *dwc = dep->dwc; | |
177 | ||
178 | unsigned long flags; | |
179 | ||
180 | int ret; | |
181 | ||
182 | spin_lock_irqsave(&dwc->lock, flags); | |
183 | if (!dep->endpoint.desc) { | |
184 | dev_dbg(dwc->dev, "trying to queue request %p to disabled %s\n", | |
185 | request, dep->name); | |
186 | ret = -ESHUTDOWN; | |
187 | goto out; | |
188 | } | |
189 | ||
190 | /* we share one TRB for ep0/1 */ | |
191 | if (!list_empty(&dep->request_list)) { | |
192 | ret = -EBUSY; | |
193 | goto out; | |
194 | } | |
195 | ||
196 | dev_vdbg(dwc->dev, "queueing request %p to %s length %d, state '%s'\n", | |
197 | request, dep->name, request->length, | |
198 | dwc3_ep0_state_string(dwc->ep0state)); | |
199 | ||
200 | ret = __dwc3_gadget_ep0_queue(dep, req); | |
201 | ||
202 | out: | |
203 | spin_unlock_irqrestore(&dwc->lock, flags); | |
204 | ||
205 | return ret; | |
206 | } | |
207 | ||
208 | static void dwc3_ep0_stall_and_restart(struct dwc3 *dwc) | |
209 | { | |
210 | struct dwc3_ep *dep = dwc->eps[0]; | |
211 | ||
212 | /* stall is always issued on EP0 */ | |
213 | __dwc3_gadget_ep_set_halt(dep, 1); | |
214 | dep->flags = DWC3_EP_ENABLED; | |
215 | dwc->delayed_status = false; | |
216 | ||
217 | if (!list_empty(&dep->request_list)) { | |
218 | struct dwc3_request *req; | |
219 | ||
220 | req = next_request(&dep->request_list); | |
221 | dwc3_gadget_giveback(dep, req, -ECONNRESET); | |
222 | } | |
223 | ||
224 | dwc->ep0state = EP0_SETUP_PHASE; | |
225 | dwc3_ep0_out_start(dwc); | |
226 | } | |
227 | ||
228 | void dwc3_ep0_out_start(struct dwc3 *dwc) | |
229 | { | |
230 | int ret; | |
231 | ||
232 | ret = dwc3_ep0_start_trans(dwc, 0, dwc->ctrl_req_addr, 8, | |
233 | DWC3_TRBCTL_CONTROL_SETUP); | |
234 | WARN_ON(ret < 0); | |
235 | } | |
236 | ||
237 | static struct dwc3_ep *dwc3_wIndex_to_dep(struct dwc3 *dwc, __le16 wIndex_le) | |
238 | { | |
239 | struct dwc3_ep *dep; | |
240 | u32 windex = le16_to_cpu(wIndex_le); | |
241 | u32 epnum; | |
242 | ||
243 | epnum = (windex & USB_ENDPOINT_NUMBER_MASK) << 1; | |
244 | if ((windex & USB_ENDPOINT_DIR_MASK) == USB_DIR_IN) | |
245 | epnum |= 1; | |
246 | ||
247 | dep = dwc->eps[epnum]; | |
248 | if (dep->flags & DWC3_EP_ENABLED) | |
249 | return dep; | |
250 | ||
251 | return NULL; | |
252 | } | |
253 | ||
254 | static void dwc3_ep0_status_cmpl(struct usb_ep *ep, struct usb_request *req) | |
255 | { | |
256 | } | |
257 | /* | |
258 | * ch 9.4.5 | |
259 | */ | |
260 | static int dwc3_ep0_handle_status(struct dwc3 *dwc, | |
261 | struct usb_ctrlrequest *ctrl) | |
262 | { | |
263 | struct dwc3_ep *dep; | |
264 | u32 recip; | |
265 | u32 reg; | |
266 | u16 usb_status = 0; | |
267 | __le16 *response_pkt; | |
268 | ||
269 | recip = ctrl->bRequestType & USB_RECIP_MASK; | |
270 | switch (recip) { | |
271 | case USB_RECIP_DEVICE: | |
272 | /* | |
273 | * LTM will be set once we know how to set this in HW. | |
274 | */ | |
275 | usb_status |= dwc->is_selfpowered << USB_DEVICE_SELF_POWERED; | |
276 | ||
277 | if (dwc->speed == DWC3_DSTS_SUPERSPEED) { | |
278 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); | |
279 | if (reg & DWC3_DCTL_INITU1ENA) | |
280 | usb_status |= 1 << USB_DEV_STAT_U1_ENABLED; | |
281 | if (reg & DWC3_DCTL_INITU2ENA) | |
282 | usb_status |= 1 << USB_DEV_STAT_U2_ENABLED; | |
283 | } | |
284 | ||
285 | break; | |
286 | ||
287 | case USB_RECIP_INTERFACE: | |
288 | /* | |
289 | * Function Remote Wake Capable D0 | |
290 | * Function Remote Wakeup D1 | |
291 | */ | |
292 | break; | |
293 | ||
294 | case USB_RECIP_ENDPOINT: | |
295 | dep = dwc3_wIndex_to_dep(dwc, ctrl->wIndex); | |
296 | if (!dep) | |
297 | return -EINVAL; | |
298 | ||
299 | if (dep->flags & DWC3_EP_STALL) | |
300 | usb_status = 1 << USB_ENDPOINT_HALT; | |
301 | break; | |
302 | default: | |
303 | return -EINVAL; | |
304 | }; | |
305 | ||
306 | response_pkt = (__le16 *) dwc->setup_buf; | |
307 | *response_pkt = cpu_to_le16(usb_status); | |
308 | ||
309 | dep = dwc->eps[0]; | |
310 | dwc->ep0_usb_req.dep = dep; | |
311 | dwc->ep0_usb_req.request.length = sizeof(*response_pkt); | |
312 | dwc->ep0_usb_req.request.buf = dwc->setup_buf; | |
313 | dwc->ep0_usb_req.request.complete = dwc3_ep0_status_cmpl; | |
314 | ||
315 | return __dwc3_gadget_ep0_queue(dep, &dwc->ep0_usb_req); | |
316 | } | |
317 | ||
318 | static int dwc3_ep0_handle_feature(struct dwc3 *dwc, | |
319 | struct usb_ctrlrequest *ctrl, int set) | |
320 | { | |
321 | struct dwc3_ep *dep; | |
322 | u32 recip; | |
323 | u32 wValue; | |
324 | u32 wIndex; | |
325 | u32 reg; | |
326 | int ret; | |
327 | ||
328 | wValue = le16_to_cpu(ctrl->wValue); | |
329 | wIndex = le16_to_cpu(ctrl->wIndex); | |
330 | recip = ctrl->bRequestType & USB_RECIP_MASK; | |
331 | switch (recip) { | |
332 | case USB_RECIP_DEVICE: | |
333 | ||
334 | switch (wValue) { | |
335 | case USB_DEVICE_REMOTE_WAKEUP: | |
336 | break; | |
337 | /* | |
338 | * 9.4.1 says only only for SS, in AddressState only for | |
339 | * default control pipe | |
340 | */ | |
341 | case USB_DEVICE_U1_ENABLE: | |
342 | if (dwc->dev_state != DWC3_CONFIGURED_STATE) | |
343 | return -EINVAL; | |
344 | if (dwc->speed != DWC3_DSTS_SUPERSPEED) | |
345 | return -EINVAL; | |
346 | ||
347 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); | |
348 | if (set) | |
349 | reg |= DWC3_DCTL_INITU1ENA; | |
350 | else | |
351 | reg &= ~DWC3_DCTL_INITU1ENA; | |
352 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); | |
353 | break; | |
354 | ||
355 | case USB_DEVICE_U2_ENABLE: | |
356 | if (dwc->dev_state != DWC3_CONFIGURED_STATE) | |
357 | return -EINVAL; | |
358 | if (dwc->speed != DWC3_DSTS_SUPERSPEED) | |
359 | return -EINVAL; | |
360 | ||
361 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); | |
362 | if (set) | |
363 | reg |= DWC3_DCTL_INITU2ENA; | |
364 | else | |
365 | reg &= ~DWC3_DCTL_INITU2ENA; | |
366 | dwc3_writel(dwc->regs, DWC3_DCTL, reg); | |
367 | break; | |
368 | ||
369 | case USB_DEVICE_LTM_ENABLE: | |
370 | return -EINVAL; | |
371 | break; | |
372 | ||
373 | case USB_DEVICE_TEST_MODE: | |
374 | if ((wIndex & 0xff) != 0) | |
375 | return -EINVAL; | |
376 | if (!set) | |
377 | return -EINVAL; | |
378 | ||
379 | dwc->test_mode_nr = wIndex >> 8; | |
380 | dwc->test_mode = true; | |
381 | break; | |
382 | default: | |
383 | return -EINVAL; | |
384 | } | |
385 | break; | |
386 | ||
387 | case USB_RECIP_INTERFACE: | |
388 | switch (wValue) { | |
389 | case USB_INTRF_FUNC_SUSPEND: | |
390 | if (wIndex & USB_INTRF_FUNC_SUSPEND_LP) | |
391 | /* XXX enable Low power suspend */ | |
392 | ; | |
393 | if (wIndex & USB_INTRF_FUNC_SUSPEND_RW) | |
394 | /* XXX enable remote wakeup */ | |
395 | ; | |
396 | break; | |
397 | default: | |
398 | return -EINVAL; | |
399 | } | |
400 | break; | |
401 | ||
402 | case USB_RECIP_ENDPOINT: | |
403 | switch (wValue) { | |
404 | case USB_ENDPOINT_HALT: | |
405 | dep = dwc3_wIndex_to_dep(dwc, wIndex); | |
406 | if (!dep) | |
407 | return -EINVAL; | |
408 | ret = __dwc3_gadget_ep_set_halt(dep, set); | |
409 | if (ret) | |
410 | return -EINVAL; | |
411 | break; | |
412 | default: | |
413 | return -EINVAL; | |
414 | } | |
415 | break; | |
416 | ||
417 | default: | |
418 | return -EINVAL; | |
419 | }; | |
420 | ||
421 | return 0; | |
422 | } | |
423 | ||
424 | static int dwc3_ep0_set_address(struct dwc3 *dwc, struct usb_ctrlrequest *ctrl) | |
425 | { | |
426 | u32 addr; | |
427 | u32 reg; | |
428 | ||
429 | addr = le16_to_cpu(ctrl->wValue); | |
430 | if (addr > 127) { | |
431 | dev_dbg(dwc->dev, "invalid device address %d\n", addr); | |
432 | return -EINVAL; | |
433 | } | |
434 | ||
435 | if (dwc->dev_state == DWC3_CONFIGURED_STATE) { | |
436 | dev_dbg(dwc->dev, "trying to set address when configured\n"); | |
437 | return -EINVAL; | |
438 | } | |
439 | ||
440 | reg = dwc3_readl(dwc->regs, DWC3_DCFG); | |
441 | reg &= ~(DWC3_DCFG_DEVADDR_MASK); | |
442 | reg |= DWC3_DCFG_DEVADDR(addr); | |
443 | dwc3_writel(dwc->regs, DWC3_DCFG, reg); | |
444 | ||
445 | if (addr) | |
446 | dwc->dev_state = DWC3_ADDRESS_STATE; | |
447 | else | |
448 | dwc->dev_state = DWC3_DEFAULT_STATE; | |
449 | ||
450 | return 0; | |
451 | } | |
452 | ||
453 | static int dwc3_ep0_delegate_req(struct dwc3 *dwc, struct usb_ctrlrequest *ctrl) | |
454 | { | |
455 | int ret; | |
456 | ||
457 | spin_unlock(&dwc->lock); | |
458 | ret = dwc->gadget_driver->setup(&dwc->gadget, ctrl); | |
459 | spin_lock(&dwc->lock); | |
460 | return ret; | |
461 | } | |
462 | ||
463 | static int dwc3_ep0_set_config(struct dwc3 *dwc, struct usb_ctrlrequest *ctrl) | |
464 | { | |
465 | u32 cfg; | |
466 | int ret; | |
467 | ||
468 | dwc->start_config_issued = false; | |
469 | cfg = le16_to_cpu(ctrl->wValue); | |
470 | ||
471 | switch (dwc->dev_state) { | |
472 | case DWC3_DEFAULT_STATE: | |
473 | return -EINVAL; | |
474 | break; | |
475 | ||
476 | case DWC3_ADDRESS_STATE: | |
477 | ret = dwc3_ep0_delegate_req(dwc, ctrl); | |
478 | /* if the cfg matches and the cfg is non zero */ | |
479 | if (cfg && (!ret || (ret == USB_GADGET_DELAYED_STATUS))) { | |
480 | dwc->dev_state = DWC3_CONFIGURED_STATE; | |
481 | dwc->resize_fifos = true; | |
482 | dev_dbg(dwc->dev, "resize fifos flag SET\n"); | |
483 | } | |
484 | break; | |
485 | ||
486 | case DWC3_CONFIGURED_STATE: | |
487 | ret = dwc3_ep0_delegate_req(dwc, ctrl); | |
488 | if (!cfg) | |
489 | dwc->dev_state = DWC3_ADDRESS_STATE; | |
490 | break; | |
491 | default: | |
492 | ret = -EINVAL; | |
493 | } | |
494 | return ret; | |
495 | } | |
496 | ||
497 | static void dwc3_ep0_set_sel_cmpl(struct usb_ep *ep, struct usb_request *req) | |
498 | { | |
499 | struct dwc3_ep *dep = to_dwc3_ep(ep); | |
500 | struct dwc3 *dwc = dep->dwc; | |
501 | ||
502 | u32 param = 0; | |
503 | u32 reg; | |
504 | ||
505 | struct timing { | |
506 | u8 u1sel; | |
507 | u8 u1pel; | |
508 | u16 u2sel; | |
509 | u16 u2pel; | |
510 | } __packed timing; | |
511 | ||
512 | int ret; | |
513 | ||
514 | memcpy(&timing, req->buf, sizeof(timing)); | |
515 | ||
516 | dwc->u1sel = timing.u1sel; | |
517 | dwc->u1pel = timing.u1pel; | |
518 | dwc->u2sel = timing.u2sel; | |
519 | dwc->u2pel = timing.u2pel; | |
520 | ||
521 | reg = dwc3_readl(dwc->regs, DWC3_DCTL); | |
522 | if (reg & DWC3_DCTL_INITU2ENA) | |
523 | param = dwc->u2pel; | |
524 | if (reg & DWC3_DCTL_INITU1ENA) | |
525 | param = dwc->u1pel; | |
526 | ||
527 | /* | |
528 | * According to Synopsys Databook, if parameter is | |
529 | * greater than 125, a value of zero should be | |
530 | * programmed in the register. | |
531 | */ | |
532 | if (param > 125) | |
533 | param = 0; | |
534 | ||
535 | /* now that we have the time, issue DGCMD Set Sel */ | |
536 | ret = dwc3_send_gadget_generic_command(dwc, | |
537 | DWC3_DGCMD_SET_PERIODIC_PAR, param); | |
538 | WARN_ON(ret < 0); | |
539 | } | |
540 | ||
541 | static int dwc3_ep0_set_sel(struct dwc3 *dwc, struct usb_ctrlrequest *ctrl) | |
542 | { | |
543 | struct dwc3_ep *dep; | |
544 | u16 wLength; | |
545 | u16 wValue; | |
546 | ||
547 | if (dwc->dev_state == DWC3_DEFAULT_STATE) | |
548 | return -EINVAL; | |
549 | ||
550 | wValue = le16_to_cpu(ctrl->wValue); | |
551 | wLength = le16_to_cpu(ctrl->wLength); | |
552 | ||
553 | if (wLength != 6) { | |
554 | dev_err(dwc->dev, "Set SEL should be 6 bytes, got %d\n", | |
555 | wLength); | |
556 | return -EINVAL; | |
557 | } | |
558 | ||
559 | /* | |
560 | * To handle Set SEL we need to receive 6 bytes from Host. So let's | |
561 | * queue a usb_request for 6 bytes. | |
562 | * | |
563 | * Remember, though, this controller can't handle non-wMaxPacketSize | |
564 | * aligned transfers on the OUT direction, so we queue a request for | |
565 | * wMaxPacketSize instead. | |
566 | */ | |
567 | dep = dwc->eps[0]; | |
568 | dwc->ep0_usb_req.dep = dep; | |
569 | dwc->ep0_usb_req.request.length = dep->endpoint.maxpacket; | |
570 | dwc->ep0_usb_req.request.buf = dwc->setup_buf; | |
571 | dwc->ep0_usb_req.request.complete = dwc3_ep0_set_sel_cmpl; | |
572 | ||
573 | return __dwc3_gadget_ep0_queue(dep, &dwc->ep0_usb_req); | |
574 | } | |
575 | ||
576 | static int dwc3_ep0_set_isoch_delay(struct dwc3 *dwc, struct usb_ctrlrequest *ctrl) | |
577 | { | |
578 | u16 wLength; | |
579 | u16 wValue; | |
580 | u16 wIndex; | |
581 | ||
582 | wValue = le16_to_cpu(ctrl->wValue); | |
583 | wLength = le16_to_cpu(ctrl->wLength); | |
584 | wIndex = le16_to_cpu(ctrl->wIndex); | |
585 | ||
586 | if (wIndex || wLength) | |
587 | return -EINVAL; | |
588 | ||
589 | /* | |
590 | * REVISIT It's unclear from Databook what to do with this | |
591 | * value. For now, just cache it. | |
592 | */ | |
593 | dwc->isoch_delay = wValue; | |
594 | ||
595 | return 0; | |
596 | } | |
597 | ||
598 | static int dwc3_ep0_std_request(struct dwc3 *dwc, struct usb_ctrlrequest *ctrl) | |
599 | { | |
600 | int ret; | |
601 | ||
602 | switch (ctrl->bRequest) { | |
603 | case USB_REQ_GET_STATUS: | |
604 | dev_vdbg(dwc->dev, "USB_REQ_GET_STATUS\n"); | |
605 | ret = dwc3_ep0_handle_status(dwc, ctrl); | |
606 | break; | |
607 | case USB_REQ_CLEAR_FEATURE: | |
608 | dev_vdbg(dwc->dev, "USB_REQ_CLEAR_FEATURE\n"); | |
609 | ret = dwc3_ep0_handle_feature(dwc, ctrl, 0); | |
610 | break; | |
611 | case USB_REQ_SET_FEATURE: | |
612 | dev_vdbg(dwc->dev, "USB_REQ_SET_FEATURE\n"); | |
613 | ret = dwc3_ep0_handle_feature(dwc, ctrl, 1); | |
614 | break; | |
615 | case USB_REQ_SET_ADDRESS: | |
616 | dev_vdbg(dwc->dev, "USB_REQ_SET_ADDRESS\n"); | |
617 | ret = dwc3_ep0_set_address(dwc, ctrl); | |
618 | break; | |
619 | case USB_REQ_SET_CONFIGURATION: | |
620 | dev_vdbg(dwc->dev, "USB_REQ_SET_CONFIGURATION\n"); | |
621 | ret = dwc3_ep0_set_config(dwc, ctrl); | |
622 | break; | |
623 | case USB_REQ_SET_SEL: | |
624 | dev_vdbg(dwc->dev, "USB_REQ_SET_SEL\n"); | |
625 | ret = dwc3_ep0_set_sel(dwc, ctrl); | |
626 | break; | |
627 | case USB_REQ_SET_ISOCH_DELAY: | |
628 | dev_vdbg(dwc->dev, "USB_REQ_SET_ISOCH_DELAY\n"); | |
629 | ret = dwc3_ep0_set_isoch_delay(dwc, ctrl); | |
630 | break; | |
631 | default: | |
632 | dev_vdbg(dwc->dev, "Forwarding to gadget driver\n"); | |
633 | ret = dwc3_ep0_delegate_req(dwc, ctrl); | |
634 | break; | |
635 | }; | |
636 | ||
637 | return ret; | |
638 | } | |
639 | ||
640 | static void dwc3_ep0_inspect_setup(struct dwc3 *dwc, | |
641 | const struct dwc3_event_depevt *event) | |
642 | { | |
643 | struct usb_ctrlrequest *ctrl = dwc->ctrl_req; | |
644 | int ret; | |
645 | u32 len; | |
646 | ||
647 | if (!dwc->gadget_driver) | |
648 | goto err; | |
649 | ||
650 | len = le16_to_cpu(ctrl->wLength); | |
651 | if (!len) { | |
652 | dwc->three_stage_setup = false; | |
653 | dwc->ep0_expect_in = false; | |
654 | dwc->ep0_next_event = DWC3_EP0_NRDY_STATUS; | |
655 | } else { | |
656 | dwc->three_stage_setup = true; | |
657 | dwc->ep0_expect_in = !!(ctrl->bRequestType & USB_DIR_IN); | |
658 | dwc->ep0_next_event = DWC3_EP0_NRDY_DATA; | |
659 | } | |
660 | ||
661 | if ((ctrl->bRequestType & USB_TYPE_MASK) == USB_TYPE_STANDARD) | |
662 | ret = dwc3_ep0_std_request(dwc, ctrl); | |
663 | else | |
664 | ret = dwc3_ep0_delegate_req(dwc, ctrl); | |
665 | ||
666 | if (ret == USB_GADGET_DELAYED_STATUS) | |
667 | dwc->delayed_status = true; | |
668 | ||
669 | if (ret >= 0) | |
670 | return; | |
671 | ||
672 | err: | |
673 | dwc3_ep0_stall_and_restart(dwc); | |
674 | } | |
675 | ||
676 | static void dwc3_ep0_complete_data(struct dwc3 *dwc, | |
677 | const struct dwc3_event_depevt *event) | |
678 | { | |
679 | struct dwc3_request *r = NULL; | |
680 | struct usb_request *ur; | |
681 | struct dwc3_trb *trb; | |
682 | struct dwc3_ep *ep0; | |
683 | u32 transferred; | |
684 | u32 length; | |
685 | u8 epnum; | |
686 | ||
687 | epnum = event->endpoint_number; | |
688 | ep0 = dwc->eps[0]; | |
689 | ||
690 | dwc->ep0_next_event = DWC3_EP0_NRDY_STATUS; | |
691 | ||
692 | r = next_request(&ep0->request_list); | |
693 | ur = &r->request; | |
694 | ||
695 | trb = dwc->ep0_trb; | |
696 | length = trb->size & DWC3_TRB_SIZE_MASK; | |
697 | ||
698 | if (dwc->ep0_bounced) { | |
699 | unsigned transfer_size = ur->length; | |
700 | unsigned maxp = ep0->endpoint.maxpacket; | |
701 | ||
702 | transfer_size += (maxp - (transfer_size % maxp)); | |
703 | transferred = min_t(u32, ur->length, | |
704 | transfer_size - length); | |
705 | memcpy(ur->buf, dwc->ep0_bounce, transferred); | |
706 | dwc->ep0_bounced = false; | |
707 | } else { | |
708 | transferred = ur->length - length; | |
709 | } | |
710 | ||
711 | ur->actual += transferred; | |
712 | ||
713 | if ((epnum & 1) && ur->actual < ur->length) { | |
714 | /* for some reason we did not get everything out */ | |
715 | ||
716 | dwc3_ep0_stall_and_restart(dwc); | |
717 | } else { | |
718 | /* | |
719 | * handle the case where we have to send a zero packet. This | |
720 | * seems to be case when req.length > maxpacket. Could it be? | |
721 | */ | |
722 | if (r) | |
723 | dwc3_gadget_giveback(ep0, r, 0); | |
724 | } | |
725 | } | |
726 | ||
727 | static void dwc3_ep0_complete_req(struct dwc3 *dwc, | |
728 | const struct dwc3_event_depevt *event) | |
729 | { | |
730 | struct dwc3_request *r; | |
731 | struct dwc3_ep *dep; | |
732 | ||
733 | dep = dwc->eps[0]; | |
734 | ||
735 | if (!list_empty(&dep->request_list)) { | |
736 | r = next_request(&dep->request_list); | |
737 | ||
738 | dwc3_gadget_giveback(dep, r, 0); | |
739 | } | |
740 | ||
741 | if (dwc->test_mode) { | |
742 | int ret; | |
743 | ||
744 | ret = dwc3_gadget_set_test_mode(dwc, dwc->test_mode_nr); | |
745 | if (ret < 0) { | |
746 | dev_dbg(dwc->dev, "Invalid Test #%d\n", | |
747 | dwc->test_mode_nr); | |
748 | dwc3_ep0_stall_and_restart(dwc); | |
749 | } | |
750 | } | |
751 | ||
752 | dwc->ep0state = EP0_SETUP_PHASE; | |
753 | dwc3_ep0_out_start(dwc); | |
754 | } | |
755 | ||
756 | static void dwc3_ep0_xfer_complete(struct dwc3 *dwc, | |
757 | const struct dwc3_event_depevt *event) | |
758 | { | |
759 | struct dwc3_ep *dep = dwc->eps[event->endpoint_number]; | |
760 | ||
761 | dep->flags &= ~DWC3_EP_BUSY; | |
762 | dep->res_trans_idx = 0; | |
763 | dwc->setup_packet_pending = false; | |
764 | ||
765 | switch (dwc->ep0state) { | |
766 | case EP0_SETUP_PHASE: | |
767 | dev_vdbg(dwc->dev, "Inspecting Setup Bytes\n"); | |
768 | dwc3_ep0_inspect_setup(dwc, event); | |
769 | break; | |
770 | ||
771 | case EP0_DATA_PHASE: | |
772 | dev_vdbg(dwc->dev, "Data Phase\n"); | |
773 | dwc3_ep0_complete_data(dwc, event); | |
774 | break; | |
775 | ||
776 | case EP0_STATUS_PHASE: | |
777 | dev_vdbg(dwc->dev, "Status Phase\n"); | |
778 | dwc3_ep0_complete_req(dwc, event); | |
779 | break; | |
780 | default: | |
781 | WARN(true, "UNKNOWN ep0state %d\n", dwc->ep0state); | |
782 | } | |
783 | } | |
784 | ||
785 | static void dwc3_ep0_do_control_setup(struct dwc3 *dwc, | |
786 | const struct dwc3_event_depevt *event) | |
787 | { | |
788 | dwc3_ep0_out_start(dwc); | |
789 | } | |
790 | ||
791 | static void __dwc3_ep0_do_control_data(struct dwc3 *dwc, | |
792 | struct dwc3_ep *dep, struct dwc3_request *req) | |
793 | { | |
794 | int ret; | |
795 | ||
796 | req->direction = !!dep->number; | |
797 | ||
798 | if (req->request.length == 0) { | |
799 | ret = dwc3_ep0_start_trans(dwc, dep->number, | |
800 | dwc->ctrl_req_addr, 0, | |
801 | DWC3_TRBCTL_CONTROL_DATA); | |
802 | } else if (!IS_ALIGNED(req->request.length, dep->endpoint.maxpacket) | |
803 | && (dep->number == 0)) { | |
804 | u32 transfer_size; | |
805 | ||
806 | ret = usb_gadget_map_request(&dwc->gadget, &req->request, | |
807 | dep->number); | |
808 | if (ret) { | |
809 | dev_dbg(dwc->dev, "failed to map request\n"); | |
810 | return; | |
811 | } | |
812 | ||
813 | WARN_ON(req->request.length > DWC3_EP0_BOUNCE_SIZE); | |
814 | ||
815 | transfer_size = roundup(req->request.length, | |
816 | (u32) dep->endpoint.maxpacket); | |
817 | ||
818 | dwc->ep0_bounced = true; | |
819 | ||
820 | /* | |
821 | * REVISIT in case request length is bigger than | |
822 | * DWC3_EP0_BOUNCE_SIZE we will need two chained | |
823 | * TRBs to handle the transfer. | |
824 | */ | |
825 | ret = dwc3_ep0_start_trans(dwc, dep->number, | |
826 | dwc->ep0_bounce_addr, transfer_size, | |
827 | DWC3_TRBCTL_CONTROL_DATA); | |
828 | } else { | |
829 | ret = usb_gadget_map_request(&dwc->gadget, &req->request, | |
830 | dep->number); | |
831 | if (ret) { | |
832 | dev_dbg(dwc->dev, "failed to map request\n"); | |
833 | return; | |
834 | } | |
835 | ||
836 | ret = dwc3_ep0_start_trans(dwc, dep->number, req->request.dma, | |
837 | req->request.length, DWC3_TRBCTL_CONTROL_DATA); | |
838 | } | |
839 | ||
840 | WARN_ON(ret < 0); | |
841 | } | |
842 | ||
843 | static void dwc3_ep0_do_control_data(struct dwc3 *dwc, | |
844 | const struct dwc3_event_depevt *event) | |
845 | { | |
846 | struct dwc3_ep *dep; | |
847 | struct dwc3_request *req; | |
848 | ||
849 | dep = dwc->eps[0]; | |
850 | ||
851 | if (list_empty(&dep->request_list)) { | |
852 | dev_vdbg(dwc->dev, "pending request for EP0 Data phase\n"); | |
853 | dep->flags |= DWC3_EP_PENDING_REQUEST; | |
854 | ||
855 | if (event->endpoint_number) | |
856 | dep->flags |= DWC3_EP0_DIR_IN; | |
857 | return; | |
858 | } | |
859 | ||
860 | req = next_request(&dep->request_list); | |
861 | dep = dwc->eps[event->endpoint_number]; | |
862 | ||
863 | __dwc3_ep0_do_control_data(dwc, dep, req); | |
864 | } | |
865 | ||
866 | static int dwc3_ep0_start_control_status(struct dwc3_ep *dep) | |
867 | { | |
868 | struct dwc3 *dwc = dep->dwc; | |
869 | u32 type; | |
870 | ||
871 | type = dwc->three_stage_setup ? DWC3_TRBCTL_CONTROL_STATUS3 | |
872 | : DWC3_TRBCTL_CONTROL_STATUS2; | |
873 | ||
874 | return dwc3_ep0_start_trans(dwc, dep->number, | |
875 | dwc->ctrl_req_addr, 0, type); | |
876 | } | |
877 | ||
878 | static void __dwc3_ep0_do_control_status(struct dwc3 *dwc, struct dwc3_ep *dep) | |
879 | { | |
880 | if (dwc->resize_fifos) { | |
881 | dev_dbg(dwc->dev, "starting to resize fifos\n"); | |
882 | dwc3_gadget_resize_tx_fifos(dwc); | |
883 | dwc->resize_fifos = 0; | |
884 | } | |
885 | ||
886 | WARN_ON(dwc3_ep0_start_control_status(dep)); | |
887 | } | |
888 | ||
889 | static void dwc3_ep0_do_control_status(struct dwc3 *dwc, | |
890 | const struct dwc3_event_depevt *event) | |
891 | { | |
892 | struct dwc3_ep *dep = dwc->eps[event->endpoint_number]; | |
893 | ||
894 | __dwc3_ep0_do_control_status(dwc, dep); | |
895 | } | |
896 | ||
897 | static void dwc3_ep0_xfernotready(struct dwc3 *dwc, | |
898 | const struct dwc3_event_depevt *event) | |
899 | { | |
900 | dwc->setup_packet_pending = true; | |
901 | ||
902 | /* | |
903 | * This part is very tricky: If we have just handled | |
904 | * XferNotReady(Setup) and we're now expecting a | |
905 | * XferComplete but, instead, we receive another | |
906 | * XferNotReady(Setup), we should STALL and restart | |
907 | * the state machine. | |
908 | * | |
909 | * In all other cases, we just continue waiting | |
910 | * for the XferComplete event. | |
911 | * | |
912 | * We are a little bit unsafe here because we're | |
913 | * not trying to ensure that last event was, indeed, | |
914 | * XferNotReady(Setup). | |
915 | * | |
916 | * Still, we don't expect any condition where that | |
917 | * should happen and, even if it does, it would be | |
918 | * another error condition. | |
919 | */ | |
920 | if (dwc->ep0_next_event == DWC3_EP0_COMPLETE) { | |
921 | switch (event->status) { | |
922 | case DEPEVT_STATUS_CONTROL_SETUP: | |
923 | dev_vdbg(dwc->dev, "Unexpected XferNotReady(Setup)\n"); | |
924 | dwc3_ep0_stall_and_restart(dwc); | |
925 | break; | |
926 | case DEPEVT_STATUS_CONTROL_DATA: | |
927 | /* FALLTHROUGH */ | |
928 | case DEPEVT_STATUS_CONTROL_STATUS: | |
929 | /* FALLTHROUGH */ | |
930 | default: | |
931 | dev_vdbg(dwc->dev, "waiting for XferComplete\n"); | |
932 | } | |
933 | ||
934 | return; | |
935 | } | |
936 | ||
937 | switch (event->status) { | |
938 | case DEPEVT_STATUS_CONTROL_SETUP: | |
939 | dev_vdbg(dwc->dev, "Control Setup\n"); | |
940 | ||
941 | dwc->ep0state = EP0_SETUP_PHASE; | |
942 | ||
943 | dwc3_ep0_do_control_setup(dwc, event); | |
944 | break; | |
945 | ||
946 | case DEPEVT_STATUS_CONTROL_DATA: | |
947 | dev_vdbg(dwc->dev, "Control Data\n"); | |
948 | ||
949 | dwc->ep0state = EP0_DATA_PHASE; | |
950 | ||
951 | if (dwc->ep0_next_event != DWC3_EP0_NRDY_DATA) { | |
952 | dev_vdbg(dwc->dev, "Expected %d got %d\n", | |
953 | dwc->ep0_next_event, | |
954 | DWC3_EP0_NRDY_DATA); | |
955 | ||
956 | dwc3_ep0_stall_and_restart(dwc); | |
957 | return; | |
958 | } | |
959 | ||
960 | /* | |
961 | * One of the possible error cases is when Host _does_ | |
962 | * request for Data Phase, but it does so on the wrong | |
963 | * direction. | |
964 | * | |
965 | * Here, we already know ep0_next_event is DATA (see above), | |
966 | * so we only need to check for direction. | |
967 | */ | |
968 | if (dwc->ep0_expect_in != event->endpoint_number) { | |
969 | dev_vdbg(dwc->dev, "Wrong direction for Data phase\n"); | |
970 | dwc3_ep0_stall_and_restart(dwc); | |
971 | return; | |
972 | } | |
973 | ||
974 | dwc3_ep0_do_control_data(dwc, event); | |
975 | break; | |
976 | ||
977 | case DEPEVT_STATUS_CONTROL_STATUS: | |
978 | dev_vdbg(dwc->dev, "Control Status\n"); | |
979 | ||
980 | dwc->ep0state = EP0_STATUS_PHASE; | |
981 | ||
982 | if (dwc->ep0_next_event != DWC3_EP0_NRDY_STATUS) { | |
983 | dev_vdbg(dwc->dev, "Expected %d got %d\n", | |
984 | dwc->ep0_next_event, | |
985 | DWC3_EP0_NRDY_STATUS); | |
986 | ||
987 | dwc3_ep0_stall_and_restart(dwc); | |
988 | return; | |
989 | } | |
990 | ||
991 | if (dwc->delayed_status) { | |
992 | WARN_ON_ONCE(event->endpoint_number != 1); | |
993 | dev_vdbg(dwc->dev, "Mass Storage delayed status\n"); | |
994 | return; | |
995 | } | |
996 | ||
997 | dwc3_ep0_do_control_status(dwc, event); | |
998 | } | |
999 | } | |
1000 | ||
1001 | void dwc3_ep0_interrupt(struct dwc3 *dwc, | |
1002 | const struct dwc3_event_depevt *event) | |
1003 | { | |
1004 | u8 epnum = event->endpoint_number; | |
1005 | ||
1006 | dev_dbg(dwc->dev, "%s while ep%d%s in state '%s'\n", | |
1007 | dwc3_ep_event_string(event->endpoint_event), | |
1008 | epnum >> 1, (epnum & 1) ? "in" : "out", | |
1009 | dwc3_ep0_state_string(dwc->ep0state)); | |
1010 | ||
1011 | switch (event->endpoint_event) { | |
1012 | case DWC3_DEPEVT_XFERCOMPLETE: | |
1013 | dwc3_ep0_xfer_complete(dwc, event); | |
1014 | break; | |
1015 | ||
1016 | case DWC3_DEPEVT_XFERNOTREADY: | |
1017 | dwc3_ep0_xfernotready(dwc, event); | |
1018 | break; | |
1019 | ||
1020 | case DWC3_DEPEVT_XFERINPROGRESS: | |
1021 | case DWC3_DEPEVT_RXTXFIFOEVT: | |
1022 | case DWC3_DEPEVT_STREAMEVT: | |
1023 | case DWC3_DEPEVT_EPCMDCMPLT: | |
1024 | break; | |
1025 | } | |
1026 | } |