]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blob - Documentation/devicetree/bindings/mmc/rockchip-dw-mshc.txt
spi-imx: Implements handling of the SPI_READY mode flag.
[mirror_ubuntu-bionic-kernel.git] / Documentation / devicetree / bindings / mmc / rockchip-dw-mshc.txt
1 * Rockchip specific extensions to the Synopsys Designware Mobile
2 Storage Host Controller
3
4 The Synopsys designware mobile storage host controller is used to interface
5 a SoC with storage medium such as eMMC or SD/MMC cards. This file documents
6 differences between the core Synopsys dw mshc controller properties described
7 by synopsys-dw-mshc.txt and the properties used by the Rockchip specific
8 extensions to the Synopsys Designware Mobile Storage Host Controller.
9
10 Required Properties:
11
12 * compatible: should be
13 - "rockchip,rk2928-dw-mshc": for Rockchip RK2928 and following,
14 before RK3288
15 - "rockchip,rk3288-dw-mshc": for Rockchip RK3288
16 - "rockchip,rk1108-dw-mshc", "rockchip,rk3288-dw-mshc": for Rockchip RK1108
17 - "rockchip,rk3036-dw-mshc", "rockchip,rk3288-dw-mshc": for Rockchip RK3036
18 - "rockchip,rk3368-dw-mshc", "rockchip,rk3288-dw-mshc": for Rockchip RK3368
19 - "rockchip,rk3399-dw-mshc", "rockchip,rk3288-dw-mshc": for Rockchip RK3399
20
21 Optional Properties:
22 * clocks: from common clock binding: if ciu_drive and ciu_sample are
23 specified in clock-names, should contain handles to these clocks.
24
25 * clock-names: Apart from the clock-names described in synopsys-dw-mshc.txt
26 two more clocks "ciu-drive" and "ciu-sample" are supported. They are used
27 to control the clock phases, "ciu-sample" is required for tuning high-
28 speed modes.
29
30 * rockchip,default-sample-phase: The default phase to set ciu_sample at
31 probing, low speeds or in case where all phases work at tuning time.
32 If not specified 0 deg will be used.
33
34 Example:
35
36 rkdwmmc0@12200000 {
37 compatible = "rockchip,rk3288-dw-mshc";
38 reg = <0x12200000 0x1000>;
39 interrupts = <0 75 0>;
40 #address-cells = <1>;
41 #size-cells = <0>;
42 };