]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blob - arch/arm/boot/compressed/head.S
projects / mirror_ubuntu-artful-kernel.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Merge remote-tracking branch 'regulator/fix/max77802' into regulator-linus
[mirror_ubuntu-artful-kernel.git] / arch / arm / boot / compressed / head.S
1 /*
2 * linux/arch/arm/boot/compressed/head.S
3 *
4 * Copyright (C) 1996-2002 Russell King
5 * Copyright (C) 2004 Hyok S. Choi (MPU support)
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
10 */
11 #include <linux/linkage.h>
12 #include <asm/assembler.h>
13 #include <asm/v7m.h>
14
15 #include "efi-header.S"
16
17 AR_CLASS( .arch armv7-a )
18 M_CLASS( .arch armv7-m )
19
20 /*
21 * Debugging stuff
22 *
23 * Note that these macros must not contain any code which is not
24 * 100% relocatable. Any attempt to do so will result in a crash.
25 * Please select one of the following when turning on debugging.
26 */
27 #ifdef DEBUG
28
29 #if defined(CONFIG_DEBUG_ICEDCC)
30
31 #if defined(CONFIG_CPU_V6) || defined(CONFIG_CPU_V6K) || defined(CONFIG_CPU_V7)
32 .macro loadsp, rb, tmp
33 .endm
34 .macro writeb, ch, rb
35 mcr p14, 0, \ch, c0, c5, 0
36 .endm
37 #elif defined(CONFIG_CPU_XSCALE)
38 .macro loadsp, rb, tmp
39 .endm
40 .macro writeb, ch, rb
41 mcr p14, 0, \ch, c8, c0, 0
42 .endm
43 #else
44 .macro loadsp, rb, tmp
45 .endm
46 .macro writeb, ch, rb
47 mcr p14, 0, \ch, c1, c0, 0
48 .endm
49 #endif
50
51 #else
52
53 #include CONFIG_DEBUG_LL_INCLUDE
54
55 .macro writeb, ch, rb
56 senduart \ch, \rb
57 .endm
58
59 #if defined(CONFIG_ARCH_SA1100)
60 .macro loadsp, rb, tmp
61 mov \rb, #0x80000000 @ physical base address
62 #ifdef CONFIG_DEBUG_LL_SER3
63 add \rb, \rb, #0x00050000 @ Ser3
64 #else
65 add \rb, \rb, #0x00010000 @ Ser1
66 #endif
67 .endm
68 #else
69 .macro loadsp, rb, tmp
70 addruart \rb, \tmp
71 .endm
72 #endif
73 #endif
74 #endif
75
76 .macro kputc,val
77 mov r0, \val
78 bl putc
79 .endm
80
81 .macro kphex,val,len
82 mov r0, \val
83 mov r1, #\len
84 bl phex
85 .endm
86
87 .macro debug_reloc_start
88 #ifdef DEBUG
89 kputc #'\n'
90 kphex r6, 8 /* processor id */
91 kputc #':'
92 kphex r7, 8 /* architecture id */
93 #ifdef CONFIG_CPU_CP15
94 kputc #':'
95 mrc p15, 0, r0, c1, c0
96 kphex r0, 8 /* control reg */
97 #endif
98 kputc #'\n'
99 kphex r5, 8 /* decompressed kernel start */
100 kputc #'-'
101 kphex r9, 8 /* decompressed kernel end */
102 kputc #'>'
103 kphex r4, 8 /* kernel execution address */
104 kputc #'\n'
105 #endif
106 .endm
107
108 .macro debug_reloc_end
109 #ifdef DEBUG
110 kphex r5, 8 /* end of kernel */
111 kputc #'\n'
112 mov r0, r4
113 bl memdump /* dump 256 bytes at start of kernel */
114 #endif
115 .endm
116
117 .section ".start", #alloc, #execinstr
118 /*
119 * sort out different calling conventions
120 */
121 .align
122 /*
123 * Always enter in ARM state for CPUs that support the ARM ISA.
124 * As of today (2014) that's exactly the members of the A and R
125 * classes.
126 */
127 AR_CLASS( .arm )
128 start:
129 .type start,#function
130 .rept 7
131 __nop
132 .endr
133 #ifndef CONFIG_THUMB2_KERNEL
134 mov r0, r0
135 #else
136 AR_CLASS( sub pc, pc, #3 ) @ A/R: switch to Thumb2 mode
137 M_CLASS( nop.w ) @ M: already in Thumb2 mode
138 .thumb
139 #endif
140 W(b) 1f
141
142 .word _magic_sig @ Magic numbers to help the loader
143 .word _magic_start @ absolute load/run zImage address
144 .word _magic_end @ zImage end address
145 .word 0x04030201 @ endianness flag
146
147 __EFI_HEADER
148 1:
149 ARM_BE8( setend be ) @ go BE8 if compiled for BE8
150 AR_CLASS( mrs r9, cpsr )
151 #ifdef CONFIG_ARM_VIRT_EXT
152 bl __hyp_stub_install @ get into SVC mode, reversibly
153 #endif
154 mov r7, r1 @ save architecture ID
155 mov r8, r2 @ save atags pointer
156
157 #ifndef CONFIG_CPU_V7M
158 /*
159 * Booting from Angel - need to enter SVC mode and disable
160 * FIQs/IRQs (numeric definitions from angel arm.h source).
161 * We only do this if we were in user mode on entry.
162 */
163 mrs r2, cpsr @ get current mode
164 tst r2, #3 @ not user?
165 bne not_angel
166 mov r0, #0x17 @ angel_SWIreason_EnterSVC
167 ARM( swi 0x123456 ) @ angel_SWI_ARM
168 THUMB( svc 0xab ) @ angel_SWI_THUMB
169 not_angel:
170 safe_svcmode_maskall r0
171 msr spsr_cxsf, r9 @ Save the CPU boot mode in
172 @ SPSR
173 #endif
174 /*
175 * Note that some cache flushing and other stuff may
176 * be needed here - is there an Angel SWI call for this?
177 */
178
179 /*
180 * some architecture specific code can be inserted
181 * by the linker here, but it should preserve r7, r8, and r9.
182 */
183
184 .text
185
186 #ifdef CONFIG_AUTO_ZRELADDR
187 /*
188 * Find the start of physical memory. As we are executing
189 * without the MMU on, we are in the physical address space.
190 * We just need to get rid of any offset by aligning the
191 * address.
192 *
193 * This alignment is a balance between the requirements of
194 * different platforms - we have chosen 128MB to allow
195 * platforms which align the start of their physical memory
196 * to 128MB to use this feature, while allowing the zImage
197 * to be placed within the first 128MB of memory on other
198 * platforms. Increasing the alignment means we place
199 * stricter alignment requirements on the start of physical
200 * memory, but relaxing it means that we break people who
201 * are already placing their zImage in (eg) the top 64MB
202 * of this range.
203 */
204 mov r4, pc
205 and r4, r4, #0xf8000000
206 /* Determine final kernel image address. */
207 add r4, r4, #TEXT_OFFSET
208 #else
209 ldr r4, =zreladdr
210 #endif
211
212 /*
213 * Set up a page table only if it won't overwrite ourself.
214 * That means r4 < pc || r4 - 16k page directory > &_end.
215 * Given that r4 > &_end is most unfrequent, we add a rough
216 * additional 1MB of room for a possible appended DTB.
217 */
218 mov r0, pc
219 cmp r0, r4
220 ldrcc r0, LC0+32
221 addcc r0, r0, pc
222 cmpcc r4, r0
223 orrcc r4, r4, #1 @ remember we skipped cache_on
224 blcs cache_on
225
226 restart: adr r0, LC0
227 ldmia r0, {r1, r2, r3, r6, r10, r11, r12}
228 ldr sp, [r0, #28]
229
230 /*
231 * We might be running at a different address. We need
232 * to fix up various pointers.
233 */
234 sub r0, r0, r1 @ calculate the delta offset
235 add r6, r6, r0 @ _edata
236 add r10, r10, r0 @ inflated kernel size location
237
238 /*
239 * The kernel build system appends the size of the
240 * decompressed kernel at the end of the compressed data
241 * in little-endian form.
242 */
243 ldrb r9, [r10, #0]
244 ldrb lr, [r10, #1]
245 orr r9, r9, lr, lsl #8
246 ldrb lr, [r10, #2]
247 ldrb r10, [r10, #3]
248 orr r9, r9, lr, lsl #16
249 orr r9, r9, r10, lsl #24
250
251 #ifndef CONFIG_ZBOOT_ROM
252 /* malloc space is above the relocated stack (64k max) */
253 add sp, sp, r0
254 add r10, sp, #0x10000
255 #else
256 /*
257 * With ZBOOT_ROM the bss/stack is non relocatable,
258 * but someone could still run this code from RAM,
259 * in which case our reference is _edata.
260 */
261 mov r10, r6
262 #endif
263
264 mov r5, #0 @ init dtb size to 0
265 #ifdef CONFIG_ARM_APPENDED_DTB
266 /*
267 * r0 = delta
268 * r2 = BSS start
269 * r3 = BSS end
270 * r4 = final kernel address (possibly with LSB set)
271 * r5 = appended dtb size (still unknown)
272 * r6 = _edata
273 * r7 = architecture ID
274 * r8 = atags/device tree pointer
275 * r9 = size of decompressed image
276 * r10 = end of this image, including bss/stack/malloc space if non XIP
277 * r11 = GOT start
278 * r12 = GOT end
279 * sp = stack pointer
280 *
281 * if there are device trees (dtb) appended to zImage, advance r10 so that the
282 * dtb data will get relocated along with the kernel if necessary.
283 */
284
285 ldr lr, [r6, #0]
286 #ifndef __ARMEB__
287 ldr r1, =0xedfe0dd0 @ sig is 0xd00dfeed big endian
288 #else
289 ldr r1, =0xd00dfeed
290 #endif
291 cmp lr, r1
292 bne dtb_check_done @ not found
293
294 #ifdef CONFIG_ARM_ATAG_DTB_COMPAT
295 /*
296 * OK... Let's do some funky business here.
297 * If we do have a DTB appended to zImage, and we do have
298 * an ATAG list around, we want the later to be translated
299 * and folded into the former here. No GOT fixup has occurred
300 * yet, but none of the code we're about to call uses any
301 * global variable.
302 */
303
304 /* Get the initial DTB size */
305 ldr r5, [r6, #4]
306 #ifndef __ARMEB__
307 /* convert to little endian */
308 eor r1, r5, r5, ror #16
309 bic r1, r1, #0x00ff0000
310 mov r5, r5, ror #8
311 eor r5, r5, r1, lsr #8
312 #endif
313 /* 50% DTB growth should be good enough */
314 add r5, r5, r5, lsr #1
315 /* preserve 64-bit alignment */
316 add r5, r5, #7
317 bic r5, r5, #7
318 /* clamp to 32KB min and 1MB max */
319 cmp r5, #(1 << 15)
320 movlo r5, #(1 << 15)
321 cmp r5, #(1 << 20)
322 movhi r5, #(1 << 20)
323 /* temporarily relocate the stack past the DTB work space */
324 add sp, sp, r5
325
326 stmfd sp!, {r0-r3, ip, lr}
327 mov r0, r8
328 mov r1, r6
329 mov r2, r5
330 bl atags_to_fdt
331
332 /*
333 * If returned value is 1, there is no ATAG at the location
334 * pointed by r8. Try the typical 0x100 offset from start
335 * of RAM and hope for the best.
336 */
337 cmp r0, #1
338 sub r0, r4, #TEXT_OFFSET
339 bic r0, r0, #1
340 add r0, r0, #0x100
341 mov r1, r6
342 mov r2, r5
343 bleq atags_to_fdt
344
345 ldmfd sp!, {r0-r3, ip, lr}
346 sub sp, sp, r5
347 #endif
348
349 mov r8, r6 @ use the appended device tree
350
351 /*
352 * Make sure that the DTB doesn't end up in the final
353 * kernel's .bss area. To do so, we adjust the decompressed
354 * kernel size to compensate if that .bss size is larger
355 * than the relocated code.
356 */
357 ldr r5, =_kernel_bss_size
358 adr r1, wont_overwrite
359 sub r1, r6, r1
360 subs r1, r5, r1
361 addhi r9, r9, r1
362
363 /* Get the current DTB size */
364 ldr r5, [r6, #4]
365 #ifndef __ARMEB__
366 /* convert r5 (dtb size) to little endian */
367 eor r1, r5, r5, ror #16
368 bic r1, r1, #0x00ff0000
369 mov r5, r5, ror #8
370 eor r5, r5, r1, lsr #8
371 #endif
372
373 /* preserve 64-bit alignment */
374 add r5, r5, #7
375 bic r5, r5, #7
376
377 /* relocate some pointers past the appended dtb */
378 add r6, r6, r5
379 add r10, r10, r5
380 add sp, sp, r5
381 dtb_check_done:
382 #endif
383
384 /*
385 * Check to see if we will overwrite ourselves.
386 * r4 = final kernel address (possibly with LSB set)
387 * r9 = size of decompressed image
388 * r10 = end of this image, including bss/stack/malloc space if non XIP
389 * We basically want:
390 * r4 - 16k page directory >= r10 -> OK
391 * r4 + image length <= address of wont_overwrite -> OK
392 * Note: the possible LSB in r4 is harmless here.
393 */
394 add r10, r10, #16384
395 cmp r4, r10
396 bhs wont_overwrite
397 add r10, r4, r9
398 adr r9, wont_overwrite
399 cmp r10, r9
400 bls wont_overwrite
401
402 /*
403 * Relocate ourselves past the end of the decompressed kernel.
404 * r6 = _edata
405 * r10 = end of the decompressed kernel
406 * Because we always copy ahead, we need to do it from the end and go
407 * backward in case the source and destination overlap.
408 */
409 /*
410 * Bump to the next 256-byte boundary with the size of
411 * the relocation code added. This avoids overwriting
412 * ourself when the offset is small.
413 */
414 add r10, r10, #((reloc_code_end - restart + 256) & ~255)
415 bic r10, r10, #255
416
417 /* Get start of code we want to copy and align it down. */
418 adr r5, restart
419 bic r5, r5, #31
420
421 /* Relocate the hyp vector base if necessary */
422 #ifdef CONFIG_ARM_VIRT_EXT
423 mrs r0, spsr
424 and r0, r0, #MODE_MASK
425 cmp r0, #HYP_MODE
426 bne 1f
427
428 /*
429 * Compute the address of the hyp vectors after relocation.
430 * This requires some arithmetic since we cannot directly
431 * reference __hyp_stub_vectors in a PC-relative way.
432 * Call __hyp_set_vectors with the new address so that we
433 * can HVC again after the copy.
434 */
435 0: adr r0, 0b
436 movw r1, #:lower16:__hyp_stub_vectors - 0b
437 movt r1, #:upper16:__hyp_stub_vectors - 0b
438 add r0, r0, r1
439 sub r0, r0, r5
440 add r0, r0, r10
441 bl __hyp_set_vectors
442 1:
443 #endif
444
445 sub r9, r6, r5 @ size to copy
446 add r9, r9, #31 @ rounded up to a multiple
447 bic r9, r9, #31 @ ... of 32 bytes
448 add r6, r9, r5
449 add r9, r9, r10
450
451 1: ldmdb r6!, {r0 - r3, r10 - r12, lr}
452 cmp r6, r5
453 stmdb r9!, {r0 - r3, r10 - r12, lr}
454 bhi 1b
455
456 /* Preserve offset to relocated code. */
457 sub r6, r9, r6
458
459 #ifndef CONFIG_ZBOOT_ROM
460 /* cache_clean_flush may use the stack, so relocate it */
461 add sp, sp, r6
462 #endif
463
464 bl cache_clean_flush
465
466 badr r0, restart
467 add r0, r0, r6
468 mov pc, r0
469
470 wont_overwrite:
471 /*
472 * If delta is zero, we are running at the address we were linked at.
473 * r0 = delta
474 * r2 = BSS start
475 * r3 = BSS end
476 * r4 = kernel execution address (possibly with LSB set)
477 * r5 = appended dtb size (0 if not present)
478 * r7 = architecture ID
479 * r8 = atags pointer
480 * r11 = GOT start
481 * r12 = GOT end
482 * sp = stack pointer
483 */
484 orrs r1, r0, r5
485 beq not_relocated
486
487 add r11, r11, r0
488 add r12, r12, r0
489
490 #ifndef CONFIG_ZBOOT_ROM
491 /*
492 * If we're running fully PIC === CONFIG_ZBOOT_ROM = n,
493 * we need to fix up pointers into the BSS region.
494 * Note that the stack pointer has already been fixed up.
495 */
496 add r2, r2, r0
497 add r3, r3, r0
498
499 /*
500 * Relocate all entries in the GOT table.
501 * Bump bss entries to _edata + dtb size
502 */
503 1: ldr r1, [r11, #0] @ relocate entries in the GOT
504 add r1, r1, r0 @ This fixes up C references
505 cmp r1, r2 @ if entry >= bss_start &&
506 cmphs r3, r1 @ bss_end > entry
507 addhi r1, r1, r5 @ entry += dtb size
508 str r1, [r11], #4 @ next entry
509 cmp r11, r12
510 blo 1b
511
512 /* bump our bss pointers too */
513 add r2, r2, r5
514 add r3, r3, r5
515
516 #else
517
518 /*
519 * Relocate entries in the GOT table. We only relocate
520 * the entries that are outside the (relocated) BSS region.
521 */
522 1: ldr r1, [r11, #0] @ relocate entries in the GOT
523 cmp r1, r2 @ entry < bss_start ||
524 cmphs r3, r1 @ _end < entry
525 addlo r1, r1, r0 @ table. This fixes up the
526 str r1, [r11], #4 @ C references.
527 cmp r11, r12
528 blo 1b
529 #endif
530
531 not_relocated: mov r0, #0
532 1: str r0, [r2], #4 @ clear bss
533 str r0, [r2], #4
534 str r0, [r2], #4
535 str r0, [r2], #4
536 cmp r2, r3
537 blo 1b
538
539 /*
540 * Did we skip the cache setup earlier?
541 * That is indicated by the LSB in r4.
542 * Do it now if so.
543 */
544 tst r4, #1
545 bic r4, r4, #1
546 blne cache_on
547
548 /*
549 * The C runtime environment should now be setup sufficiently.
550 * Set up some pointers, and start decompressing.
551 * r4 = kernel execution address
552 * r7 = architecture ID
553 * r8 = atags pointer
554 */
555 mov r0, r4
556 mov r1, sp @ malloc space above stack
557 add r2, sp, #0x10000 @ 64k max
558 mov r3, r7
559 bl decompress_kernel
560 bl cache_clean_flush
561 bl cache_off
562 mov r1, r7 @ restore architecture number
563 mov r2, r8 @ restore atags pointer
564
565 #ifdef CONFIG_ARM_VIRT_EXT
566 mrs r0, spsr @ Get saved CPU boot mode
567 and r0, r0, #MODE_MASK
568 cmp r0, #HYP_MODE @ if not booted in HYP mode...
569 bne __enter_kernel @ boot kernel directly
570
571 adr r12, .L__hyp_reentry_vectors_offset
572 ldr r0, [r12]
573 add r0, r0, r12
574
575 bl __hyp_set_vectors
576 __HVC(0) @ otherwise bounce to hyp mode
577
578 b . @ should never be reached
579
580 .align 2
581 .L__hyp_reentry_vectors_offset: .long __hyp_reentry_vectors - .
582 #else
583 b __enter_kernel
584 #endif
585
586 .align 2
587 .type LC0, #object
588 LC0: .word LC0 @ r1
589 .word __bss_start @ r2
590 .word _end @ r3
591 .word _edata @ r6
592 .word input_data_end - 4 @ r10 (inflated size location)
593 .word _got_start @ r11
594 .word _got_end @ ip
595 .word .L_user_stack_end @ sp
596 .word _end - restart + 16384 + 1024*1024
597 .size LC0, . - LC0
598
599 #ifdef CONFIG_ARCH_RPC
600 .globl params
601 params: ldr r0, =0x10000100 @ params_phys for RPC
602 mov pc, lr
603 .ltorg
604 .align
605 #endif
606
607 /*
608 * Turn on the cache. We need to setup some page tables so that we
609 * can have both the I and D caches on.
610 *
611 * We place the page tables 16k down from the kernel execution address,
612 * and we hope that nothing else is using it. If we're using it, we
613 * will go pop!
614 *
615 * On entry,
616 * r4 = kernel execution address
617 * r7 = architecture number
618 * r8 = atags pointer
619 * On exit,
620 * r0, r1, r2, r3, r9, r10, r12 corrupted
621 * This routine must preserve:
622 * r4, r7, r8
623 */
624 .align 5
625 cache_on: mov r3, #8 @ cache_on function
626 b call_cache_fn
627
628 /*
629 * Initialize the highest priority protection region, PR7
630 * to cover all 32bit address and cacheable and bufferable.
631 */
632 __armv4_mpu_cache_on:
633 mov r0, #0x3f @ 4G, the whole
634 mcr p15, 0, r0, c6, c7, 0 @ PR7 Area Setting
635 mcr p15, 0, r0, c6, c7, 1
636
637 mov r0, #0x80 @ PR7
638 mcr p15, 0, r0, c2, c0, 0 @ D-cache on
639 mcr p15, 0, r0, c2, c0, 1 @ I-cache on
640 mcr p15, 0, r0, c3, c0, 0 @ write-buffer on
641
642 mov r0, #0xc000
643 mcr p15, 0, r0, c5, c0, 1 @ I-access permission
644 mcr p15, 0, r0, c5, c0, 0 @ D-access permission
645
646 mov r0, #0
647 mcr p15, 0, r0, c7, c10, 4 @ drain write buffer
648 mcr p15, 0, r0, c7, c5, 0 @ flush(inval) I-Cache
649 mcr p15, 0, r0, c7, c6, 0 @ flush(inval) D-Cache
650 mrc p15, 0, r0, c1, c0, 0 @ read control reg
651 @ ...I .... ..D. WC.M
652 orr r0, r0, #0x002d @ .... .... ..1. 11.1
653 orr r0, r0, #0x1000 @ ...1 .... .... ....
654
655 mcr p15, 0, r0, c1, c0, 0 @ write control reg
656
657 mov r0, #0
658 mcr p15, 0, r0, c7, c5, 0 @ flush(inval) I-Cache
659 mcr p15, 0, r0, c7, c6, 0 @ flush(inval) D-Cache
660 mov pc, lr
661
662 __armv3_mpu_cache_on:
663 mov r0, #0x3f @ 4G, the whole
664 mcr p15, 0, r0, c6, c7, 0 @ PR7 Area Setting
665
666 mov r0, #0x80 @ PR7
667 mcr p15, 0, r0, c2, c0, 0 @ cache on
668 mcr p15, 0, r0, c3, c0, 0 @ write-buffer on
669
670 mov r0, #0xc000
671 mcr p15, 0, r0, c5, c0, 0 @ access permission
672
673 mov r0, #0
674 mcr p15, 0, r0, c7, c0, 0 @ invalidate whole cache v3
675 /*
676 * ?? ARMv3 MMU does not allow reading the control register,
677 * does this really work on ARMv3 MPU?
678 */
679 mrc p15, 0, r0, c1, c0, 0 @ read control reg
680 @ .... .... .... WC.M
681 orr r0, r0, #0x000d @ .... .... .... 11.1
682 /* ?? this overwrites the value constructed above? */
683 mov r0, #0
684 mcr p15, 0, r0, c1, c0, 0 @ write control reg
685
686 /* ?? invalidate for the second time? */
687 mcr p15, 0, r0, c7, c0, 0 @ invalidate whole cache v3
688 mov pc, lr
689
690 #ifdef CONFIG_CPU_DCACHE_WRITETHROUGH
691 #define CB_BITS 0x08
692 #else
693 #define CB_BITS 0x0c
694 #endif
695
696 __setup_mmu: sub r3, r4, #16384 @ Page directory size
697 bic r3, r3, #0xff @ Align the pointer
698 bic r3, r3, #0x3f00
699 /*
700 * Initialise the page tables, turning on the cacheable and bufferable
701 * bits for the RAM area only.
702 */
703 mov r0, r3
704 mov r9, r0, lsr #18
705 mov r9, r9, lsl #18 @ start of RAM
706 add r10, r9, #0x10000000 @ a reasonable RAM size
707 mov r1, #0x12 @ XN|U + section mapping
708 orr r1, r1, #3 << 10 @ AP=11
709 add r2, r3, #16384
710 1: cmp r1, r9 @ if virt > start of RAM
711 cmphs r10, r1 @ && end of RAM > virt
712 bic r1, r1, #0x1c @ clear XN|U + C + B
713 orrlo r1, r1, #0x10 @ Set XN|U for non-RAM
714 orrhs r1, r1, r6 @ set RAM section settings
715 str r1, [r0], #4 @ 1:1 mapping
716 add r1, r1, #1048576
717 teq r0, r2
718 bne 1b
719 /*
720 * If ever we are running from Flash, then we surely want the cache
721 * to be enabled also for our execution instance... We map 2MB of it
722 * so there is no map overlap problem for up to 1 MB compressed kernel.
723 * If the execution is in RAM then we would only be duplicating the above.
724 */
725 orr r1, r6, #0x04 @ ensure B is set for this
726 orr r1, r1, #3 << 10
727 mov r2, pc
728 mov r2, r2, lsr #20
729 orr r1, r1, r2, lsl #20
730 add r0, r3, r2, lsl #2
731 str r1, [r0], #4
732 add r1, r1, #1048576
733 str r1, [r0]
734 mov pc, lr
735 ENDPROC(__setup_mmu)
736
737 @ Enable unaligned access on v6, to allow better code generation
738 @ for the decompressor C code:
739 __armv6_mmu_cache_on:
740 mrc p15, 0, r0, c1, c0, 0 @ read SCTLR
741 bic r0, r0, #2 @ A (no unaligned access fault)
742 orr r0, r0, #1 << 22 @ U (v6 unaligned access model)
743 mcr p15, 0, r0, c1, c0, 0 @ write SCTLR
744 b __armv4_mmu_cache_on
745
746 __arm926ejs_mmu_cache_on:
747 #ifdef CONFIG_CPU_DCACHE_WRITETHROUGH
748 mov r0, #4 @ put dcache in WT mode
749 mcr p15, 7, r0, c15, c0, 0
750 #endif
751
752 __armv4_mmu_cache_on:
753 mov r12, lr
754 #ifdef CONFIG_MMU
755 mov r6, #CB_BITS | 0x12 @ U
756 bl __setup_mmu
757 mov r0, #0
758 mcr p15, 0, r0, c7, c10, 4 @ drain write buffer
759 mcr p15, 0, r0, c8, c7, 0 @ flush I,D TLBs
760 mrc p15, 0, r0, c1, c0, 0 @ read control reg
761 orr r0, r0, #0x5000 @ I-cache enable, RR cache replacement
762 orr r0, r0, #0x0030
763 ARM_BE8( orr r0, r0, #1 << 25 ) @ big-endian page tables
764 bl __common_mmu_cache_on
765 mov r0, #0
766 mcr p15, 0, r0, c8, c7, 0 @ flush I,D TLBs
767 #endif
768 mov pc, r12
769
770 __armv7_mmu_cache_on:
771 mov r12, lr
772 #ifdef CONFIG_MMU
773 mrc p15, 0, r11, c0, c1, 4 @ read ID_MMFR0
774 tst r11, #0xf @ VMSA
775 movne r6, #CB_BITS | 0x02 @ !XN
776 blne __setup_mmu
777 mov r0, #0
778 mcr p15, 0, r0, c7, c10, 4 @ drain write buffer
779 tst r11, #0xf @ VMSA
780 mcrne p15, 0, r0, c8, c7, 0 @ flush I,D TLBs
781 #endif
782 mrc p15, 0, r0, c1, c0, 0 @ read control reg
783 bic r0, r0, #1 << 28 @ clear SCTLR.TRE
784 orr r0, r0, #0x5000 @ I-cache enable, RR cache replacement
785 orr r0, r0, #0x003c @ write buffer
786 bic r0, r0, #2 @ A (no unaligned access fault)
787 orr r0, r0, #1 << 22 @ U (v6 unaligned access model)
788 @ (needed for ARM1176)
789 #ifdef CONFIG_MMU
790 ARM_BE8( orr r0, r0, #1 << 25 ) @ big-endian page tables
791 mrcne p15, 0, r6, c2, c0, 2 @ read ttb control reg
792 orrne r0, r0, #1 @ MMU enabled
793 movne r1, #0xfffffffd @ domain 0 = client
794 bic r6, r6, #1 << 31 @ 32-bit translation system
795 bic r6, r6, #(7 << 0) | (1 << 4) @ use only ttbr0
796 mcrne p15, 0, r3, c2, c0, 0 @ load page table pointer
797 mcrne p15, 0, r1, c3, c0, 0 @ load domain access control
798 mcrne p15, 0, r6, c2, c0, 2 @ load ttb control
799 #endif
800 mcr p15, 0, r0, c7, c5, 4 @ ISB
801 mcr p15, 0, r0, c1, c0, 0 @ load control register
802 mrc p15, 0, r0, c1, c0, 0 @ and read it back
803 mov r0, #0
804 mcr p15, 0, r0, c7, c5, 4 @ ISB
805 mov pc, r12
806
807 __fa526_cache_on:
808 mov r12, lr
809 mov r6, #CB_BITS | 0x12 @ U
810 bl __setup_mmu
811 mov r0, #0
812 mcr p15, 0, r0, c7, c7, 0 @ Invalidate whole cache
813 mcr p15, 0, r0, c7, c10, 4 @ drain write buffer
814 mcr p15, 0, r0, c8, c7, 0 @ flush UTLB
815 mrc p15, 0, r0, c1, c0, 0 @ read control reg
816 orr r0, r0, #0x1000 @ I-cache enable
817 bl __common_mmu_cache_on
818 mov r0, #0
819 mcr p15, 0, r0, c8, c7, 0 @ flush UTLB
820 mov pc, r12
821
822 __common_mmu_cache_on:
823 #ifndef CONFIG_THUMB2_KERNEL
824 #ifndef DEBUG
825 orr r0, r0, #0x000d @ Write buffer, mmu
826 #endif
827 mov r1, #-1
828 mcr p15, 0, r3, c2, c0, 0 @ load page table pointer
829 mcr p15, 0, r1, c3, c0, 0 @ load domain access control
830 b 1f
831 .align 5 @ cache line aligned
832 1: mcr p15, 0, r0, c1, c0, 0 @ load control register
833 mrc p15, 0, r0, c1, c0, 0 @ and read it back to
834 sub pc, lr, r0, lsr #32 @ properly flush pipeline
835 #endif
836
837 #define PROC_ENTRY_SIZE (4*5)
838
839 /*
840 * Here follow the relocatable cache support functions for the
841 * various processors. This is a generic hook for locating an
842 * entry and jumping to an instruction at the specified offset
843 * from the start of the block. Please note this is all position
844 * independent code.
845 *
846 * r1 = corrupted
847 * r2 = corrupted
848 * r3 = block offset
849 * r9 = corrupted
850 * r12 = corrupted
851 */
852
853 call_cache_fn: adr r12, proc_types
854 #ifdef CONFIG_CPU_CP15
855 mrc p15, 0, r9, c0, c0 @ get processor ID
856 #elif defined(CONFIG_CPU_V7M)
857 /*
858 * On v7-M the processor id is located in the V7M_SCB_CPUID
859 * register, but as cache handling is IMPLEMENTATION DEFINED on
860 * v7-M (if existant at all) we just return early here.
861 * If V7M_SCB_CPUID were used the cpu ID functions (i.e.
862 * __armv7_mmu_cache_{on,off,flush}) would be selected which
863 * use cp15 registers that are not implemented on v7-M.
864 */
865 bx lr
866 #else
867 ldr r9, =CONFIG_PROCESSOR_ID
868 #endif
869 1: ldr r1, [r12, #0] @ get value
870 ldr r2, [r12, #4] @ get mask
871 eor r1, r1, r9 @ (real ^ match)
872 tst r1, r2 @ & mask
873 ARM( addeq pc, r12, r3 ) @ call cache function
874 THUMB( addeq r12, r3 )
875 THUMB( moveq pc, r12 ) @ call cache function
876 add r12, r12, #PROC_ENTRY_SIZE
877 b 1b
878
879 /*
880 * Table for cache operations. This is basically:
881 * - CPU ID match
882 * - CPU ID mask
883 * - 'cache on' method instruction
884 * - 'cache off' method instruction
885 * - 'cache flush' method instruction
886 *
887 * We match an entry using: ((real_id ^ match) & mask) == 0
888 *
889 * Writethrough caches generally only need 'on' and 'off'
890 * methods. Writeback caches _must_ have the flush method
891 * defined.
892 */
893 .align 2
894 .type proc_types,#object
895 proc_types:
896 .word 0x41000000 @ old ARM ID
897 .word 0xff00f000
898 mov pc, lr
899 THUMB( nop )
900 mov pc, lr
901 THUMB( nop )
902 mov pc, lr
903 THUMB( nop )
904
905 .word 0x41007000 @ ARM7/710
906 .word 0xfff8fe00
907 mov pc, lr
908 THUMB( nop )
909 mov pc, lr
910 THUMB( nop )
911 mov pc, lr
912 THUMB( nop )
913
914 .word 0x41807200 @ ARM720T (writethrough)
915 .word 0xffffff00
916 W(b) __armv4_mmu_cache_on
917 W(b) __armv4_mmu_cache_off
918 mov pc, lr
919 THUMB( nop )
920
921 .word 0x41007400 @ ARM74x
922 .word 0xff00ff00
923 W(b) __armv3_mpu_cache_on
924 W(b) __armv3_mpu_cache_off
925 W(b) __armv3_mpu_cache_flush
926
927 .word 0x41009400 @ ARM94x
928 .word 0xff00ff00
929 W(b) __armv4_mpu_cache_on
930 W(b) __armv4_mpu_cache_off
931 W(b) __armv4_mpu_cache_flush
932
933 .word 0x41069260 @ ARM926EJ-S (v5TEJ)
934 .word 0xff0ffff0
935 W(b) __arm926ejs_mmu_cache_on
936 W(b) __armv4_mmu_cache_off
937 W(b) __armv5tej_mmu_cache_flush
938
939 .word 0x00007000 @ ARM7 IDs
940 .word 0x0000f000
941 mov pc, lr
942 THUMB( nop )
943 mov pc, lr
944 THUMB( nop )
945 mov pc, lr
946 THUMB( nop )
947
948 @ Everything from here on will be the new ID system.
949
950 .word 0x4401a100 @ sa110 / sa1100
951 .word 0xffffffe0
952 W(b) __armv4_mmu_cache_on
953 W(b) __armv4_mmu_cache_off
954 W(b) __armv4_mmu_cache_flush
955
956 .word 0x6901b110 @ sa1110
957 .word 0xfffffff0
958 W(b) __armv4_mmu_cache_on
959 W(b) __armv4_mmu_cache_off
960 W(b) __armv4_mmu_cache_flush
961
962 .word 0x56056900
963 .word 0xffffff00 @ PXA9xx
964 W(b) __armv4_mmu_cache_on
965 W(b) __armv4_mmu_cache_off
966 W(b) __armv4_mmu_cache_flush
967
968 .word 0x56158000 @ PXA168
969 .word 0xfffff000
970 W(b) __armv4_mmu_cache_on
971 W(b) __armv4_mmu_cache_off
972 W(b) __armv5tej_mmu_cache_flush
973
974 .word 0x56050000 @ Feroceon
975 .word 0xff0f0000
976 W(b) __armv4_mmu_cache_on
977 W(b) __armv4_mmu_cache_off
978 W(b) __armv5tej_mmu_cache_flush
979
980 #ifdef CONFIG_CPU_FEROCEON_OLD_ID
981 /* this conflicts with the standard ARMv5TE entry */
982 .long 0x41009260 @ Old Feroceon
983 .long 0xff00fff0
984 b __armv4_mmu_cache_on
985 b __armv4_mmu_cache_off
986 b __armv5tej_mmu_cache_flush
987 #endif
988
989 .word 0x66015261 @ FA526
990 .word 0xff01fff1
991 W(b) __fa526_cache_on
992 W(b) __armv4_mmu_cache_off
993 W(b) __fa526_cache_flush
994
995 @ These match on the architecture ID
996
997 .word 0x00020000 @ ARMv4T
998 .word 0x000f0000
999 W(b) __armv4_mmu_cache_on
1000 W(b) __armv4_mmu_cache_off
1001 W(b) __armv4_mmu_cache_flush
1002
1003 .word 0x00050000 @ ARMv5TE
1004 .word 0x000f0000
1005 W(b) __armv4_mmu_cache_on
1006 W(b) __armv4_mmu_cache_off
1007 W(b) __armv4_mmu_cache_flush
1008
1009 .word 0x00060000 @ ARMv5TEJ
1010 .word 0x000f0000
1011 W(b) __armv4_mmu_cache_on
1012 W(b) __armv4_mmu_cache_off
1013 W(b) __armv5tej_mmu_cache_flush
1014
1015 .word 0x0007b000 @ ARMv6
1016 .word 0x000ff000
1017 W(b) __armv6_mmu_cache_on
1018 W(b) __armv4_mmu_cache_off
1019 W(b) __armv6_mmu_cache_flush
1020
1021 .word 0x000f0000 @ new CPU Id
1022 .word 0x000f0000
1023 W(b) __armv7_mmu_cache_on
1024 W(b) __armv7_mmu_cache_off
1025 W(b) __armv7_mmu_cache_flush
1026
1027 .word 0 @ unrecognised type
1028 .word 0
1029 mov pc, lr
1030 THUMB( nop )
1031 mov pc, lr
1032 THUMB( nop )
1033 mov pc, lr
1034 THUMB( nop )
1035
1036 .size proc_types, . - proc_types
1037
1038 /*
1039 * If you get a "non-constant expression in ".if" statement"
1040 * error from the assembler on this line, check that you have
1041 * not accidentally written a "b" instruction where you should
1042 * have written W(b).
1043 */
1044 .if (. - proc_types) % PROC_ENTRY_SIZE != 0
1045 .error "The size of one or more proc_types entries is wrong."
1046 .endif
1047
1048 /*
1049 * Turn off the Cache and MMU. ARMv3 does not support
1050 * reading the control register, but ARMv4 does.
1051 *
1052 * On exit,
1053 * r0, r1, r2, r3, r9, r12 corrupted
1054 * This routine must preserve:
1055 * r4, r7, r8
1056 */
1057 .align 5
1058 cache_off: mov r3, #12 @ cache_off function
1059 b call_cache_fn
1060
1061 __armv4_mpu_cache_off:
1062 mrc p15, 0, r0, c1, c0
1063 bic r0, r0, #0x000d
1064 mcr p15, 0, r0, c1, c0 @ turn MPU and cache off
1065 mov r0, #0
1066 mcr p15, 0, r0, c7, c10, 4 @ drain write buffer
1067 mcr p15, 0, r0, c7, c6, 0 @ flush D-Cache
1068 mcr p15, 0, r0, c7, c5, 0 @ flush I-Cache
1069 mov pc, lr
1070
1071 __armv3_mpu_cache_off:
1072 mrc p15, 0, r0, c1, c0
1073 bic r0, r0, #0x000d
1074 mcr p15, 0, r0, c1, c0, 0 @ turn MPU and cache off
1075 mov r0, #0
1076 mcr p15, 0, r0, c7, c0, 0 @ invalidate whole cache v3
1077 mov pc, lr
1078
1079 __armv4_mmu_cache_off:
1080 #ifdef CONFIG_MMU
1081 mrc p15, 0, r0, c1, c0
1082 bic r0, r0, #0x000d
1083 mcr p15, 0, r0, c1, c0 @ turn MMU and cache off
1084 mov r0, #0
1085 mcr p15, 0, r0, c7, c7 @ invalidate whole cache v4
1086 mcr p15, 0, r0, c8, c7 @ invalidate whole TLB v4
1087 #endif
1088 mov pc, lr
1089
1090 __armv7_mmu_cache_off:
1091 mrc p15, 0, r0, c1, c0
1092 #ifdef CONFIG_MMU
1093 bic r0, r0, #0x000d
1094 #else
1095 bic r0, r0, #0x000c
1096 #endif
1097 mcr p15, 0, r0, c1, c0 @ turn MMU and cache off
1098 mov r12, lr
1099 bl __armv7_mmu_cache_flush
1100 mov r0, #0
1101 #ifdef CONFIG_MMU
1102 mcr p15, 0, r0, c8, c7, 0 @ invalidate whole TLB
1103 #endif
1104 mcr p15, 0, r0, c7, c5, 6 @ invalidate BTC
1105 mcr p15, 0, r0, c7, c10, 4 @ DSB
1106 mcr p15, 0, r0, c7, c5, 4 @ ISB
1107 mov pc, r12
1108
1109 /*
1110 * Clean and flush the cache to maintain consistency.
1111 *
1112 * On exit,
1113 * r1, r2, r3, r9, r10, r11, r12 corrupted
1114 * This routine must preserve:
1115 * r4, r6, r7, r8
1116 */
1117 .align 5
1118 cache_clean_flush:
1119 mov r3, #16
1120 b call_cache_fn
1121
1122 __armv4_mpu_cache_flush:
1123 tst r4, #1
1124 movne pc, lr
1125 mov r2, #1
1126 mov r3, #0
1127 mcr p15, 0, ip, c7, c6, 0 @ invalidate D cache
1128 mov r1, #7 << 5 @ 8 segments
1129 1: orr r3, r1, #63 << 26 @ 64 entries
1130 2: mcr p15, 0, r3, c7, c14, 2 @ clean & invalidate D index
1131 subs r3, r3, #1 << 26
1132 bcs 2b @ entries 63 to 0
1133 subs r1, r1, #1 << 5
1134 bcs 1b @ segments 7 to 0
1135
1136 teq r2, #0
1137 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
1138 mcr p15, 0, ip, c7, c10, 4 @ drain WB
1139 mov pc, lr
1140
1141 __fa526_cache_flush:
1142 tst r4, #1
1143 movne pc, lr
1144 mov r1, #0
1145 mcr p15, 0, r1, c7, c14, 0 @ clean and invalidate D cache
1146 mcr p15, 0, r1, c7, c5, 0 @ flush I cache
1147 mcr p15, 0, r1, c7, c10, 4 @ drain WB
1148 mov pc, lr
1149
1150 __armv6_mmu_cache_flush:
1151 mov r1, #0
1152 tst r4, #1
1153 mcreq p15, 0, r1, c7, c14, 0 @ clean+invalidate D
1154 mcr p15, 0, r1, c7, c5, 0 @ invalidate I+BTB
1155 mcreq p15, 0, r1, c7, c15, 0 @ clean+invalidate unified
1156 mcr p15, 0, r1, c7, c10, 4 @ drain WB
1157 mov pc, lr
1158
1159 __armv7_mmu_cache_flush:
1160 tst r4, #1
1161 bne iflush
1162 mrc p15, 0, r10, c0, c1, 5 @ read ID_MMFR1
1163 tst r10, #0xf << 16 @ hierarchical cache (ARMv7)
1164 mov r10, #0
1165 beq hierarchical
1166 mcr p15, 0, r10, c7, c14, 0 @ clean+invalidate D
1167 b iflush
1168 hierarchical:
1169 mcr p15, 0, r10, c7, c10, 5 @ DMB
1170 stmfd sp!, {r0-r7, r9-r11}
1171 mrc p15, 1, r0, c0, c0, 1 @ read clidr
1172 ands r3, r0, #0x7000000 @ extract loc from clidr
1173 mov r3, r3, lsr #23 @ left align loc bit field
1174 beq finished @ if loc is 0, then no need to clean
1175 mov r10, #0 @ start clean at cache level 0
1176 loop1:
1177 add r2, r10, r10, lsr #1 @ work out 3x current cache level
1178 mov r1, r0, lsr r2 @ extract cache type bits from clidr
1179 and r1, r1, #7 @ mask of the bits for current cache only
1180 cmp r1, #2 @ see what cache we have at this level
1181 blt skip @ skip if no cache, or just i-cache
1182 mcr p15, 2, r10, c0, c0, 0 @ select current cache level in cssr
1183 mcr p15, 0, r10, c7, c5, 4 @ isb to sych the new cssr&csidr
1184 mrc p15, 1, r1, c0, c0, 0 @ read the new csidr
1185 and r2, r1, #7 @ extract the length of the cache lines
1186 add r2, r2, #4 @ add 4 (line length offset)
1187 ldr r4, =0x3ff
1188 ands r4, r4, r1, lsr #3 @ find maximum number on the way size
1189 clz r5, r4 @ find bit position of way size increment
1190 ldr r7, =0x7fff
1191 ands r7, r7, r1, lsr #13 @ extract max number of the index size
1192 loop2:
1193 mov r9, r4 @ create working copy of max way size
1194 loop3:
1195 ARM( orr r11, r10, r9, lsl r5 ) @ factor way and cache number into r11
1196 ARM( orr r11, r11, r7, lsl r2 ) @ factor index number into r11
1197 THUMB( lsl r6, r9, r5 )
1198 THUMB( orr r11, r10, r6 ) @ factor way and cache number into r11
1199 THUMB( lsl r6, r7, r2 )
1200 THUMB( orr r11, r11, r6 ) @ factor index number into r11
1201 mcr p15, 0, r11, c7, c14, 2 @ clean & invalidate by set/way
1202 subs r9, r9, #1 @ decrement the way
1203 bge loop3
1204 subs r7, r7, #1 @ decrement the index
1205 bge loop2
1206 skip:
1207 add r10, r10, #2 @ increment cache number
1208 cmp r3, r10
1209 bgt loop1
1210 finished:
1211 ldmfd sp!, {r0-r7, r9-r11}
1212 mov r10, #0 @ switch back to cache level 0
1213 mcr p15, 2, r10, c0, c0, 0 @ select current cache level in cssr
1214 iflush:
1215 mcr p15, 0, r10, c7, c10, 4 @ DSB
1216 mcr p15, 0, r10, c7, c5, 0 @ invalidate I+BTB
1217 mcr p15, 0, r10, c7, c10, 4 @ DSB
1218 mcr p15, 0, r10, c7, c5, 4 @ ISB
1219 mov pc, lr
1220
1221 __armv5tej_mmu_cache_flush:
1222 tst r4, #1
1223 movne pc, lr
1224 1: mrc p15, 0, r15, c7, c14, 3 @ test,clean,invalidate D cache
1225 bne 1b
1226 mcr p15, 0, r0, c7, c5, 0 @ flush I cache
1227 mcr p15, 0, r0, c7, c10, 4 @ drain WB
1228 mov pc, lr
1229
1230 __armv4_mmu_cache_flush:
1231 tst r4, #1
1232 movne pc, lr
1233 mov r2, #64*1024 @ default: 32K dcache size (*2)
1234 mov r11, #32 @ default: 32 byte line size
1235 mrc p15, 0, r3, c0, c0, 1 @ read cache type
1236 teq r3, r9 @ cache ID register present?
1237 beq no_cache_id
1238 mov r1, r3, lsr #18
1239 and r1, r1, #7
1240 mov r2, #1024
1241 mov r2, r2, lsl r1 @ base dcache size *2
1242 tst r3, #1 << 14 @ test M bit
1243 addne r2, r2, r2, lsr #1 @ +1/2 size if M == 1
1244 mov r3, r3, lsr #12
1245 and r3, r3, #3
1246 mov r11, #8
1247 mov r11, r11, lsl r3 @ cache line size in bytes
1248 no_cache_id:
1249 mov r1, pc
1250 bic r1, r1, #63 @ align to longest cache line
1251 add r2, r1, r2
1252 1:
1253 ARM( ldr r3, [r1], r11 ) @ s/w flush D cache
1254 THUMB( ldr r3, [r1] ) @ s/w flush D cache
1255 THUMB( add r1, r1, r11 )
1256 teq r1, r2
1257 bne 1b
1258
1259 mcr p15, 0, r1, c7, c5, 0 @ flush I cache
1260 mcr p15, 0, r1, c7, c6, 0 @ flush D cache
1261 mcr p15, 0, r1, c7, c10, 4 @ drain WB
1262 mov pc, lr
1263
1264 __armv3_mmu_cache_flush:
1265 __armv3_mpu_cache_flush:
1266 tst r4, #1
1267 movne pc, lr
1268 mov r1, #0
1269 mcr p15, 0, r1, c7, c0, 0 @ invalidate whole cache v3
1270 mov pc, lr
1271
1272 /*
1273 * Various debugging routines for printing hex characters and
1274 * memory, which again must be relocatable.
1275 */
1276 #ifdef DEBUG
1277 .align 2
1278 .type phexbuf,#object
1279 phexbuf: .space 12
1280 .size phexbuf, . - phexbuf
1281
1282 @ phex corrupts {r0, r1, r2, r3}
1283 phex: adr r3, phexbuf
1284 mov r2, #0
1285 strb r2, [r3, r1]
1286 1: subs r1, r1, #1
1287 movmi r0, r3
1288 bmi puts
1289 and r2, r0, #15
1290 mov r0, r0, lsr #4
1291 cmp r2, #10
1292 addge r2, r2, #7
1293 add r2, r2, #'0'
1294 strb r2, [r3, r1]
1295 b 1b
1296
1297 @ puts corrupts {r0, r1, r2, r3}
1298 puts: loadsp r3, r1
1299 1: ldrb r2, [r0], #1
1300 teq r2, #0
1301 moveq pc, lr
1302 2: writeb r2, r3
1303 mov r1, #0x00020000
1304 3: subs r1, r1, #1
1305 bne 3b
1306 teq r2, #'\n'
1307 moveq r2, #'\r'
1308 beq 2b
1309 teq r0, #0
1310 bne 1b
1311 mov pc, lr
1312 @ putc corrupts {r0, r1, r2, r3}
1313 putc:
1314 mov r2, r0
1315 mov r0, #0
1316 loadsp r3, r1
1317 b 2b
1318
1319 @ memdump corrupts {r0, r1, r2, r3, r10, r11, r12, lr}
1320 memdump: mov r12, r0
1321 mov r10, lr
1322 mov r11, #0
1323 2: mov r0, r11, lsl #2
1324 add r0, r0, r12
1325 mov r1, #8
1326 bl phex
1327 mov r0, #':'
1328 bl putc
1329 1: mov r0, #' '
1330 bl putc
1331 ldr r0, [r12, r11, lsl #2]
1332 mov r1, #8
1333 bl phex
1334 and r0, r11, #7
1335 teq r0, #3
1336 moveq r0, #' '
1337 bleq putc
1338 and r0, r11, #7
1339 add r11, r11, #1
1340 teq r0, #7
1341 bne 1b
1342 mov r0, #'\n'
1343 bl putc
1344 cmp r11, #64
1345 blt 2b
1346 mov pc, r10
1347 #endif
1348
1349 .ltorg
1350
1351 #ifdef CONFIG_ARM_VIRT_EXT
1352 .align 5
1353 __hyp_reentry_vectors:
1354 W(b) . @ reset
1355 W(b) . @ undef
1356 W(b) . @ svc
1357 W(b) . @ pabort
1358 W(b) . @ dabort
1359 W(b) __enter_kernel @ hyp
1360 W(b) . @ irq
1361 W(b) . @ fiq
1362 #endif /* CONFIG_ARM_VIRT_EXT */
1363
1364 __enter_kernel:
1365 mov r0, #0 @ must be 0
1366 ARM( mov pc, r4 ) @ call kernel
1367 M_CLASS( add r4, r4, #1 ) @ enter in Thumb mode for M class
1368 THUMB( bx r4 ) @ entry point is always ARM for A/R classes
1369
1370 reloc_code_end:
1371
1372 #ifdef CONFIG_EFI_STUB
1373 .align 2
1374 _start: .long start - .
1375
1376 ENTRY(efi_stub_entry)
1377 @ allocate space on stack for passing current zImage address
1378 @ and for the EFI stub to return of new entry point of
1379 @ zImage, as EFI stub may copy the kernel. Pointer address
1380 @ is passed in r2. r0 and r1 are passed through from the
1381 @ EFI firmware to efi_entry
1382 adr ip, _start
1383 ldr r3, [ip]
1384 add r3, r3, ip
1385 stmfd sp!, {r3, lr}
1386 mov r2, sp @ pass zImage address in r2
1387 bl efi_entry
1388
1389 @ Check for error return from EFI stub. r0 has FDT address
1390 @ or error code.
1391 cmn r0, #1
1392 beq efi_load_fail
1393
1394 @ Preserve return value of efi_entry() in r4
1395 mov r4, r0
1396 bl cache_clean_flush
1397 bl cache_off
1398
1399 @ Set parameters for booting zImage according to boot protocol
1400 @ put FDT address in r2, it was returned by efi_entry()
1401 @ r1 is the machine type, and r0 needs to be 0
1402 mov r0, #0
1403 mov r1, #0xFFFFFFFF
1404 mov r2, r4
1405
1406 @ Branch to (possibly) relocated zImage that is in [sp]
1407 ldr lr, [sp]
1408 ldr ip, =start_offset
1409 add lr, lr, ip
1410 mov pc, lr @ no mode switch
1411
1412 efi_load_fail:
1413 @ Return EFI_LOAD_ERROR to EFI firmware on error.
1414 ldr r0, =0x80000001
1415 ldmfd sp!, {ip, pc}
1416 ENDPROC(efi_stub_entry)
1417 #endif
1418
1419 .align
1420 .section ".stack", "aw", %nobits
1421 .L_user_stack: .space 4096
1422 .L_user_stack_end:
Ubuntu Artful kernel mirror