2 * at91sam9263.dtsi - Device Tree Include file for AT91SAM9263 family SoC
4 * Copyright (C) 2012 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
6 * Licensed under GPLv2 only.
9 #include "skeleton.dtsi"
10 #include <dt-bindings/pinctrl/at91.h>
11 #include <dt-bindings/interrupt-controller/irq.h>
12 #include <dt-bindings/gpio/gpio.h>
13 #include <dt-bindings/clock/at91.h>
16 model = "Atmel AT91SAM9263 family SoC";
17 compatible = "atmel,at91sam9263";
18 interrupt-parent = <&aic>;
42 compatible = "arm,arm926ej-s";
48 reg = <0x20000000 0x08000000>;
52 main_xtal: main_xtal {
53 compatible = "fixed-clock";
55 clock-frequency = <0>;
58 slow_xtal: slow_xtal {
59 compatible = "fixed-clock";
61 clock-frequency = <0>;
66 compatible = "simple-bus";
72 compatible = "simple-bus";
77 aic: interrupt-controller@fffff000 {
78 #interrupt-cells = <3>;
79 compatible = "atmel,at91rm9200-aic";
81 reg = <0xfffff000 0x200>;
82 atmel,external-irqs = <30 31>;
86 compatible = "atmel,at91rm9200-pmc";
87 reg = <0xfffffc00 0x100>;
88 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
92 #interrupt-cells = <1>;
95 compatible = "atmel,at91rm9200-clk-main-osc";
97 interrupts-extended = <&pmc AT91_PMC_MOSCS>;
98 clocks = <&main_xtal>;
102 compatible = "atmel,at91rm9200-clk-main";
104 clocks = <&main_osc>;
108 compatible = "atmel,at91rm9200-clk-pll";
110 interrupts-extended = <&pmc AT91_PMC_LOCKA>;
113 atmel,clk-input-range = <1000000 32000000>;
114 #atmel,pll-clk-output-range-cells = <4>;
115 atmel,pll-clk-output-ranges = <80000000 200000000 0 1>,
116 <190000000 240000000 2 1>;
120 compatible = "atmel,at91rm9200-clk-pll";
122 interrupts-extended = <&pmc AT91_PMC_LOCKB>;
125 atmel,clk-input-range = <1000000 32000000>;
126 #atmel,pll-clk-output-range-cells = <4>;
127 atmel,pll-clk-output-ranges = <80000000 200000000 0 1>,
128 <190000000 240000000 2 1>;
132 compatible = "atmel,at91rm9200-clk-master";
134 interrupts-extended = <&pmc AT91_PMC_MCKRDY>;
135 clocks = <&slow_xtal>, <&main>, <&plla>, <&pllb>;
136 atmel,clk-output-range = <0 120000000>;
137 atmel,clk-divisors = <1 2 4 0>;
141 compatible = "atmel,at91rm9200-clk-usb";
143 atmel,clk-divisors = <1 2 4 0>;
148 compatible = "atmel,at91rm9200-clk-programmable";
149 #address-cells = <1>;
151 interrupt-parent = <&pmc>;
152 clocks = <&slow_xtal>, <&main>, <&plla>, <&pllb>;
157 interrupts = <AT91_PMC_PCKRDY(0)>;
163 interrupts = <AT91_PMC_PCKRDY(1)>;
169 interrupts = <AT91_PMC_PCKRDY(2)>;
175 interrupts = <AT91_PMC_PCKRDY(3)>;
180 compatible = "atmel,at91rm9200-clk-system";
181 #address-cells = <1>;
222 compatible = "atmel,at91rm9200-clk-peripheral";
223 #address-cells = <1>;
237 pioCDE_clk: pioCDE_clk {
242 usart0_clk: usart0_clk {
247 usart1_clk: usart1_clk {
252 usart2_clk: usart2_clk {
312 macb0_clk: macb0_clk {
349 ramc0: ramc@ffffe200 {
350 compatible = "atmel,at91sam9260-sdramc";
351 reg = <0xffffe200 0x200>;
354 ramc1: ramc@ffffe800 {
355 compatible = "atmel,at91sam9260-sdramc";
356 reg = <0xffffe800 0x200>;
359 pit: timer@fffffd30 {
360 compatible = "atmel,at91sam9260-pit";
361 reg = <0xfffffd30 0xf>;
362 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
366 tcb0: timer@fff7c000 {
367 compatible = "atmel,at91rm9200-tcb";
368 reg = <0xfff7c000 0x100>;
369 interrupts = <19 IRQ_TYPE_LEVEL_HIGH 0>;
371 clock-names = "t0_clk";
375 compatible = "atmel,at91sam9260-rstc";
376 reg = <0xfffffd00 0x10>;
380 compatible = "atmel,at91sam9260-shdwc";
381 reg = <0xfffffd10 0x10>;
385 #address-cells = <1>;
387 compatible = "atmel,at91rm9200-pinctrl", "simple-bus";
388 ranges = <0xfffff200 0xfffff200 0xa00>;
392 0xfffffffb 0xffffe07f /* pioA */
393 0x0007ffff 0x39072fff /* pioB */
394 0xffffffff 0x3ffffff8 /* pioC */
395 0xfffffbff 0xffffffff /* pioD */
396 0xffe00fff 0xfbfcff00 /* pioE */
399 /* shared pinctrl settings */
401 pinctrl_dbgu: dbgu-0 {
403 <AT91_PIOC 30 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC30 periph A */
404 AT91_PIOC 31 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>; /* PC31 periph with pullup */
409 pinctrl_usart0: usart0-0 {
411 <AT91_PIOA 26 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA26 periph A with pullup */
412 AT91_PIOA 27 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PA27 periph A */
415 pinctrl_usart0_rts: usart0_rts-0 {
417 <AT91_PIOA 28 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PA28 periph A */
420 pinctrl_usart0_cts: usart0_cts-0 {
422 <AT91_PIOA 29 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PA29 periph A */
427 pinctrl_usart1: usart1-0 {
429 <AT91_PIOD 0 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PD0 periph A with pullup */
430 AT91_PIOD 1 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PD1 periph A */
433 pinctrl_usart1_rts: usart1_rts-0 {
435 <AT91_PIOD 7 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PD7 periph B */
438 pinctrl_usart1_cts: usart1_cts-0 {
440 <AT91_PIOD 8 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PD8 periph B */
445 pinctrl_usart2: usart2-0 {
447 <AT91_PIOD 2 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PD2 periph A with pullup */
448 AT91_PIOD 3 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PD3 periph A */
451 pinctrl_usart2_rts: usart2_rts-0 {
453 <AT91_PIOD 5 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PD5 periph B */
456 pinctrl_usart2_cts: usart2_cts-0 {
458 <AT91_PIOD 6 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PD6 periph B */
463 pinctrl_nand: nand-0 {
465 <AT91_PIOA 22 AT91_PERIPH_GPIO AT91_PINCTRL_PULL_UP /* PA22 gpio RDY pin pull_up*/
466 AT91_PIOD 15 AT91_PERIPH_GPIO AT91_PINCTRL_PULL_UP>; /* PD15 gpio enable pin pull_up */
471 pinctrl_macb_rmii: macb_rmii-0 {
473 <AT91_PIOC 25 AT91_PERIPH_B AT91_PINCTRL_NONE /* PC25 periph B */
474 AT91_PIOE 21 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE21 periph A */
475 AT91_PIOE 23 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE23 periph A */
476 AT91_PIOE 24 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE24 periph A */
477 AT91_PIOE 25 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE25 periph A */
478 AT91_PIOE 26 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE26 periph A */
479 AT91_PIOE 27 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE27 periph A */
480 AT91_PIOE 28 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE28 periph A */
481 AT91_PIOE 29 AT91_PERIPH_A AT91_PINCTRL_NONE /* PE29 periph A */
482 AT91_PIOE 30 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PE30 periph A */
485 pinctrl_macb_rmii_mii: macb_rmii_mii-0 {
487 <AT91_PIOC 20 AT91_PERIPH_B AT91_PINCTRL_NONE /* PC20 periph B */
488 AT91_PIOC 21 AT91_PERIPH_B AT91_PINCTRL_NONE /* PC21 periph B */
489 AT91_PIOC 22 AT91_PERIPH_B AT91_PINCTRL_NONE /* PC22 periph B */
490 AT91_PIOC 23 AT91_PERIPH_B AT91_PINCTRL_NONE /* PC23 periph B */
491 AT91_PIOC 24 AT91_PERIPH_B AT91_PINCTRL_NONE /* PC24 periph B */
492 AT91_PIOC 25 AT91_PERIPH_B AT91_PINCTRL_NONE /* PC25 periph B */
493 AT91_PIOC 27 AT91_PERIPH_B AT91_PINCTRL_NONE /* PC27 periph B */
494 AT91_PIOE 22 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PE22 periph B */
499 pinctrl_mmc0_clk: mmc0_clk-0 {
501 <AT91_PIOA 12 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PA12 periph A */
504 pinctrl_mmc0_slot0_cmd_dat0: mmc0_slot0_cmd_dat0-0 {
506 <AT91_PIOA 1 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA1 periph A with pullup */
507 AT91_PIOA 0 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>; /* PA0 periph A with pullup */
510 pinctrl_mmc0_slot0_dat1_3: mmc0_slot0_dat1_3-0 {
512 <AT91_PIOA 3 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA3 periph A with pullup */
513 AT91_PIOA 4 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA4 periph A with pullup */
514 AT91_PIOA 5 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>; /* PA5 periph A with pullup */
517 pinctrl_mmc0_slot1_cmd_dat0: mmc0_slot1_cmd_dat0-0 {
519 <AT91_PIOA 16 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA16 periph A with pullup */
520 AT91_PIOA 17 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>; /* PA17 periph A with pullup */
523 pinctrl_mmc0_slot1_dat1_3: mmc0_slot1_dat1_3-0 {
525 <AT91_PIOA 18 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA18 periph A with pullup */
526 AT91_PIOA 19 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA19 periph A with pullup */
527 AT91_PIOA 20 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>; /* PA20 periph A with pullup */
532 pinctrl_mmc1_clk: mmc1_clk-0 {
534 <AT91_PIOA 6 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PA6 periph A */
537 pinctrl_mmc1_slot0_cmd_dat0: mmc1_slot0_cmd_dat0-0 {
539 <AT91_PIOA 7 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA7 periph A with pullup */
540 AT91_PIOA 8 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>; /* PA8 periph A with pullup */
543 pinctrl_mmc1_slot0_dat1_3: mmc1_slot0_dat1_3-0 {
545 <AT91_PIOA 9 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA9 periph A with pullup */
546 AT91_PIOA 10 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA10 periph A with pullup */
547 AT91_PIOA 11 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>; /* PA11 periph A with pullup */
550 pinctrl_mmc1_slot1_cmd_dat0: mmc1_slot1_cmd_dat0-0 {
552 <AT91_PIOA 21 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA21 periph A with pullup */
553 AT91_PIOA 22 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>; /* PA22 periph A with pullup */
556 pinctrl_mmc1_slot1_dat1_3: mmc1_slot1_dat1_3-0 {
558 <AT91_PIOA 23 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA23 periph A with pullup */
559 AT91_PIOA 24 AT91_PERIPH_A AT91_PINCTRL_PULL_UP /* PA24 periph A with pullup */
560 AT91_PIOA 25 AT91_PERIPH_A AT91_PINCTRL_PULL_UP>; /* PA25 periph A with pullup */
565 pinctrl_ssc0_tx: ssc0_tx-0 {
567 <AT91_PIOB 0 AT91_PERIPH_B AT91_PINCTRL_NONE /* PB0 periph B */
568 AT91_PIOB 1 AT91_PERIPH_B AT91_PINCTRL_NONE /* PB1 periph B */
569 AT91_PIOB 2 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PB2 periph B */
572 pinctrl_ssc0_rx: ssc0_rx-0 {
574 <AT91_PIOB 3 AT91_PERIPH_B AT91_PINCTRL_NONE /* PB3 periph B */
575 AT91_PIOB 4 AT91_PERIPH_B AT91_PINCTRL_NONE /* PB4 periph B */
576 AT91_PIOB 5 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PB5 periph B */
581 pinctrl_ssc1_tx: ssc1_tx-0 {
583 <AT91_PIOB 6 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB6 periph A */
584 AT91_PIOB 7 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB7 periph A */
585 AT91_PIOB 8 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PB8 periph A */
588 pinctrl_ssc1_rx: ssc1_rx-0 {
590 <AT91_PIOB 9 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB9 periph A */
591 AT91_PIOB 10 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB10 periph A */
592 AT91_PIOB 11 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PB11 periph A */
597 pinctrl_spi0: spi0-0 {
599 <AT91_PIOA 0 AT91_PERIPH_B AT91_PINCTRL_NONE /* PA0 periph B SPI0_MISO pin */
600 AT91_PIOA 1 AT91_PERIPH_B AT91_PINCTRL_NONE /* PA1 periph B SPI0_MOSI pin */
601 AT91_PIOA 2 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PA2 periph B SPI0_SPCK pin */
606 pinctrl_spi1: spi1-0 {
608 <AT91_PIOB 12 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB12 periph A SPI1_MISO pin */
609 AT91_PIOB 13 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB13 periph A SPI1_MOSI pin */
610 AT91_PIOB 14 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PB14 periph A SPI1_SPCK pin */
615 pinctrl_tcb0_tclk0: tcb0_tclk0-0 {
616 atmel,pins = <AT91_PIOB 28 AT91_PERIPH_B AT91_PINCTRL_NONE>;
619 pinctrl_tcb0_tclk1: tcb0_tclk1-0 {
620 atmel,pins = <AT91_PIOC 28 AT91_PERIPH_B AT91_PINCTRL_NONE>;
623 pinctrl_tcb0_tclk2: tcb0_tclk2-0 {
624 atmel,pins = <AT91_PIOA 15 AT91_PERIPH_A AT91_PINCTRL_NONE>;
627 pinctrl_tcb0_tioa0: tcb0_tioa0-0 {
628 atmel,pins = <AT91_PIOE 18 AT91_PERIPH_B AT91_PINCTRL_NONE>;
631 pinctrl_tcb0_tioa1: tcb0_tioa1-0 {
632 atmel,pins = <AT91_PIOE 8 AT91_PERIPH_B AT91_PINCTRL_NONE>;
635 pinctrl_tcb0_tioa2: tcb0_tioa2-0 {
636 atmel,pins = <AT91_PIOB 17 AT91_PERIPH_B AT91_PINCTRL_NONE>;
639 pinctrl_tcb0_tiob0: tcb0_tiob0-0 {
640 atmel,pins = <AT91_PIOE 19 AT91_PERIPH_B AT91_PINCTRL_NONE>;
643 pinctrl_tcb0_tiob1: tcb0_tiob1-0 {
644 atmel,pins = <AT91_PIOE 9 AT91_PERIPH_B AT91_PINCTRL_NONE>;
647 pinctrl_tcb0_tiob2: tcb0_tiob2-0 {
648 atmel,pins = <AT91_PIOB 18 AT91_PERIPH_B AT91_PINCTRL_NONE>;
655 <AT91_PIOC 1 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC1 periph A */
656 AT91_PIOC 2 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC2 periph A */
657 AT91_PIOC 3 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC3 periph A */
658 AT91_PIOB 9 AT91_PERIPH_B AT91_PINCTRL_NONE /* PB9 periph B */
659 AT91_PIOC 6 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC6 periph A */
660 AT91_PIOC 7 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC7 periph A */
661 AT91_PIOC 8 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC8 periph A */
662 AT91_PIOC 9 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC9 periph A */
663 AT91_PIOC 10 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC10 periph A */
664 AT91_PIOC 11 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC11 periph A */
665 AT91_PIOC 14 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC14 periph A */
666 AT91_PIOC 15 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC15 periph A */
667 AT91_PIOC 16 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC16 periph A */
668 AT91_PIOC 12 AT91_PERIPH_B AT91_PINCTRL_NONE /* PC12 periph B */
669 AT91_PIOC 18 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC18 periph A */
670 AT91_PIOC 19 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC19 periph A */
671 AT91_PIOC 22 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC22 periph A */
672 AT91_PIOC 23 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC23 periph A */
673 AT91_PIOC 24 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC24 periph A */
674 AT91_PIOC 17 AT91_PERIPH_B AT91_PINCTRL_NONE /* PC17 periph B */
675 AT91_PIOC 26 AT91_PERIPH_A AT91_PINCTRL_NONE /* PC26 periph A */
676 AT91_PIOC 27 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PC27 periph A */
680 pioA: gpio@fffff200 {
681 compatible = "atmel,at91rm9200-gpio";
682 reg = <0xfffff200 0x200>;
683 interrupts = <2 IRQ_TYPE_LEVEL_HIGH 1>;
686 interrupt-controller;
687 #interrupt-cells = <2>;
688 clocks = <&pioA_clk>;
691 pioB: gpio@fffff400 {
692 compatible = "atmel,at91rm9200-gpio";
693 reg = <0xfffff400 0x200>;
694 interrupts = <3 IRQ_TYPE_LEVEL_HIGH 1>;
697 interrupt-controller;
698 #interrupt-cells = <2>;
699 clocks = <&pioB_clk>;
702 pioC: gpio@fffff600 {
703 compatible = "atmel,at91rm9200-gpio";
704 reg = <0xfffff600 0x200>;
705 interrupts = <4 IRQ_TYPE_LEVEL_HIGH 1>;
708 interrupt-controller;
709 #interrupt-cells = <2>;
710 clocks = <&pioCDE_clk>;
713 pioD: gpio@fffff800 {
714 compatible = "atmel,at91rm9200-gpio";
715 reg = <0xfffff800 0x200>;
716 interrupts = <4 IRQ_TYPE_LEVEL_HIGH 1>;
719 interrupt-controller;
720 #interrupt-cells = <2>;
721 clocks = <&pioCDE_clk>;
724 pioE: gpio@fffffa00 {
725 compatible = "atmel,at91rm9200-gpio";
726 reg = <0xfffffa00 0x200>;
727 interrupts = <4 IRQ_TYPE_LEVEL_HIGH 1>;
730 interrupt-controller;
731 #interrupt-cells = <2>;
732 clocks = <&pioCDE_clk>;
736 dbgu: serial@ffffee00 {
737 compatible = "atmel,at91sam9260-usart";
738 reg = <0xffffee00 0x200>;
739 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
740 pinctrl-names = "default";
741 pinctrl-0 = <&pinctrl_dbgu>;
743 clock-names = "usart";
747 usart0: serial@fff8c000 {
748 compatible = "atmel,at91sam9260-usart";
749 reg = <0xfff8c000 0x200>;
750 interrupts = <7 IRQ_TYPE_LEVEL_HIGH 5>;
753 pinctrl-names = "default";
754 pinctrl-0 = <&pinctrl_usart0>;
755 clocks = <&usart0_clk>;
756 clock-names = "usart";
760 usart1: serial@fff90000 {
761 compatible = "atmel,at91sam9260-usart";
762 reg = <0xfff90000 0x200>;
763 interrupts = <8 IRQ_TYPE_LEVEL_HIGH 5>;
766 pinctrl-names = "default";
767 pinctrl-0 = <&pinctrl_usart1>;
768 clocks = <&usart1_clk>;
769 clock-names = "usart";
773 usart2: serial@fff94000 {
774 compatible = "atmel,at91sam9260-usart";
775 reg = <0xfff94000 0x200>;
776 interrupts = <9 IRQ_TYPE_LEVEL_HIGH 5>;
779 pinctrl-names = "default";
780 pinctrl-0 = <&pinctrl_usart2>;
781 clocks = <&usart2_clk>;
782 clock-names = "usart";
787 compatible = "atmel,at91rm9200-ssc";
788 reg = <0xfff98000 0x4000>;
789 interrupts = <16 IRQ_TYPE_LEVEL_HIGH 5>;
790 pinctrl-names = "default";
791 pinctrl-0 = <&pinctrl_ssc0_tx &pinctrl_ssc0_rx>;
792 clocks = <&ssc0_clk>;
793 clock-names = "pclk";
798 compatible = "atmel,at91rm9200-ssc";
799 reg = <0xfff9c000 0x4000>;
800 interrupts = <17 IRQ_TYPE_LEVEL_HIGH 5>;
801 pinctrl-names = "default";
802 pinctrl-0 = <&pinctrl_ssc1_tx &pinctrl_ssc1_rx>;
803 clocks = <&ssc1_clk>;
804 clock-names = "pclk";
808 macb0: ethernet@fffbc000 {
809 compatible = "cdns,at32ap7000-macb", "cdns,macb";
810 reg = <0xfffbc000 0x100>;
811 interrupts = <21 IRQ_TYPE_LEVEL_HIGH 3>;
812 pinctrl-names = "default";
813 pinctrl-0 = <&pinctrl_macb_rmii>;
814 clocks = <&macb0_clk>, <&macb0_clk>;
815 clock-names = "hclk", "pclk";
819 usb1: gadget@fff78000 {
820 compatible = "atmel,at91rm9200-udc";
821 reg = <0xfff78000 0x4000>;
822 interrupts = <24 IRQ_TYPE_LEVEL_HIGH 2>;
823 clocks = <&udc_clk>, <&udpck>;
824 clock-names = "pclk", "hclk";
829 compatible = "atmel,at91sam9260-i2c";
830 reg = <0xfff88000 0x100>;
831 interrupts = <13 IRQ_TYPE_LEVEL_HIGH 6>;
832 #address-cells = <1>;
834 clocks = <&twi0_clk>;
839 compatible = "atmel,hsmci";
840 reg = <0xfff80000 0x600>;
841 interrupts = <10 IRQ_TYPE_LEVEL_HIGH 0>;
842 pinctrl-names = "default";
843 #address-cells = <1>;
845 clocks = <&mci0_clk>;
846 clock-names = "mci_clk";
851 compatible = "atmel,hsmci";
852 reg = <0xfff84000 0x600>;
853 interrupts = <11 IRQ_TYPE_LEVEL_HIGH 0>;
854 pinctrl-names = "default";
855 #address-cells = <1>;
857 clocks = <&mci1_clk>;
858 clock-names = "mci_clk";
863 compatible = "atmel,at91sam9260-wdt";
864 reg = <0xfffffd40 0x10>;
865 interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
866 atmel,watchdog-type = "hardware";
867 atmel,reset-type = "all";
874 #address-cells = <1>;
876 compatible = "atmel,at91rm9200-spi";
877 reg = <0xfffa4000 0x200>;
878 interrupts = <14 IRQ_TYPE_LEVEL_HIGH 3>;
879 pinctrl-names = "default";
880 pinctrl-0 = <&pinctrl_spi0>;
881 clocks = <&spi0_clk>;
882 clock-names = "spi_clk";
887 #address-cells = <1>;
889 compatible = "atmel,at91rm9200-spi";
890 reg = <0xfffa8000 0x200>;
891 interrupts = <15 IRQ_TYPE_LEVEL_HIGH 3>;
892 pinctrl-names = "default";
893 pinctrl-0 = <&pinctrl_spi1>;
894 clocks = <&spi1_clk>;
895 clock-names = "spi_clk";
900 compatible = "atmel,at91sam9rl-pwm";
901 reg = <0xfffb8000 0x300>;
902 interrupts = <20 IRQ_TYPE_LEVEL_HIGH 4>;
905 clock-names = "pwm_clk";
911 compatible = "atmel,at91sam9263-lcdc";
912 reg = <0x00700000 0x1000>;
913 interrupts = <26 IRQ_TYPE_LEVEL_HIGH 3>;
914 pinctrl-names = "default";
915 pinctrl-0 = <&pinctrl_fb>;
919 nand0: nand@40000000 {
920 compatible = "atmel,at91rm9200-nand";
921 #address-cells = <1>;
923 reg = <0x40000000 0x10000000
926 atmel,nand-addr-offset = <21>;
927 atmel,nand-cmd-offset = <22>;
928 pinctrl-names = "default";
929 pinctrl-0 = <&pinctrl_nand>;
930 gpios = <&pioA 22 GPIO_ACTIVE_HIGH
931 &pioD 15 GPIO_ACTIVE_HIGH
937 usb0: ohci@00a00000 {
938 compatible = "atmel,at91rm9200-ohci", "usb-ohci";
939 reg = <0x00a00000 0x100000>;
940 interrupts = <29 IRQ_TYPE_LEVEL_HIGH 2>;
941 clocks = <&usb>, <&ohci_clk>, <&ohci_clk>, <&uhpck>;
942 clock-names = "usb_clk", "ohci_clk", "hclk", "uhpck";
948 compatible = "i2c-gpio";
949 gpios = <&pioB 4 GPIO_ACTIVE_HIGH /* sda */
950 &pioB 5 GPIO_ACTIVE_HIGH /* scl */
952 i2c-gpio,sda-open-drain;
953 i2c-gpio,scl-open-drain;
954 i2c-gpio,delay-us = <2>; /* ~100 kHz */
955 #address-cells = <1>;