]> git.proxmox.com Git - mirror_ubuntu-bionic-kernel.git/blob - arch/arm/boot/dts/exynos4412-odroid-common.dtsi
Merge branch 'for-linus-4.7' of git://git.kernel.org/pub/scm/linux/kernel/git/mason...
[mirror_ubuntu-bionic-kernel.git] / arch / arm / boot / dts / exynos4412-odroid-common.dtsi
1 /*
2 * Common definition for Hardkernel's Exynos4412 based ODROID-X/X2/U2/U3 boards
3 * device tree source
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License version 2 as
7 * published by the Free Software Foundation.
8 */
9
10 #include <dt-bindings/sound/samsung-i2s.h>
11 #include <dt-bindings/input/input.h>
12 #include <dt-bindings/clock/maxim,max77686.h>
13 #include "exynos4412.dtsi"
14 #include "exynos4412-ppmu-common.dtsi"
15 #include <dt-bindings/gpio/gpio.h>
16
17 / {
18 chosen {
19 stdout-path = &serial_1;
20 };
21
22 firmware@0204F000 {
23 compatible = "samsung,secure-firmware";
24 reg = <0x0204F000 0x1000>;
25 };
26
27 gpio_keys {
28 compatible = "gpio-keys";
29 pinctrl-names = "default";
30 pinctrl-0 = <&gpio_power_key>;
31
32 power_key {
33 interrupt-parent = <&gpx1>;
34 interrupts = <3 0>;
35 gpios = <&gpx1 3 GPIO_ACTIVE_LOW>;
36 linux,code = <KEY_POWER>;
37 label = "power key";
38 debounce-interval = <10>;
39 wakeup-source;
40 };
41 };
42
43 sound: sound {
44 compatible = "simple-audio-card";
45 assigned-clocks = <&clock_audss EXYNOS_MOUT_AUDSS>,
46 <&clock_audss EXYNOS_MOUT_I2S>,
47 <&clock_audss EXYNOS_DOUT_SRP>,
48 <&clock_audss EXYNOS_DOUT_AUD_BUS>;
49 assigned-clock-parents = <&clock CLK_FOUT_EPLL>,
50 <&clock_audss EXYNOS_MOUT_AUDSS>;
51 assigned-clock-rates = <0>,
52 <0>,
53 <192000000>,
54 <19200000>;
55
56 simple-audio-card,format = "i2s";
57 simple-audio-card,bitclock-master = <&link0_codec>;
58 simple-audio-card,frame-master = <&link0_codec>;
59
60 simple-audio-card,cpu {
61 sound-dai = <&i2s0 0>;
62 system-clock-frequency = <19200000>;
63 };
64
65 link0_codec: simple-audio-card,codec {
66 sound-dai = <&max98090>;
67 clocks = <&i2s0 CLK_I2S_CDCLK>;
68 };
69 };
70
71 emmc_pwrseq: pwrseq {
72 pinctrl-0 = <&sd1_cd>;
73 pinctrl-names = "default";
74 compatible = "mmc-pwrseq-emmc";
75 reset-gpios = <&gpk1 2 GPIO_ACTIVE_LOW>;
76 };
77
78 camera {
79 status = "okay";
80 pinctrl-names = "default";
81 pinctrl-0 = <>;
82 };
83
84 fixed-rate-clocks {
85 xxti {
86 compatible = "samsung,clock-xxti";
87 clock-frequency = <0>;
88 };
89
90 xusbxti {
91 compatible = "samsung,clock-xusbxti";
92 clock-frequency = <24000000>;
93 };
94 };
95
96 thermal-zones {
97 cpu_thermal: cpu-thermal {
98 cooling-maps {
99 map0 {
100 /* Corresponds to 800MHz at freq_table */
101 cooling-device = <&cpu0 7 7>;
102 };
103 map1 {
104 /* Corresponds to 200MHz at freq_table */
105 cooling-device = <&cpu0 13 13>;
106 };
107 };
108 };
109 };
110 };
111
112 &bus_dmc {
113 devfreq-events = <&ppmu_dmc0_3>, <&ppmu_dmc1_3>;
114 vdd-supply = <&buck1_reg>;
115 status = "okay";
116 };
117
118 &bus_acp {
119 devfreq = <&bus_dmc>;
120 status = "okay";
121 };
122
123 &bus_c2c {
124 devfreq = <&bus_dmc>;
125 status = "okay";
126 };
127
128 &bus_leftbus {
129 devfreq-events = <&ppmu_leftbus_3>, <&ppmu_rightbus_3>;
130 vdd-supply = <&buck3_reg>;
131 status = "okay";
132 };
133
134 &bus_rightbus {
135 devfreq = <&bus_leftbus>;
136 status = "okay";
137 };
138
139 &bus_display {
140 devfreq = <&bus_leftbus>;
141 status = "okay";
142 };
143
144 &bus_fsys {
145 devfreq = <&bus_leftbus>;
146 status = "okay";
147 };
148
149 &bus_peri {
150 devfreq = <&bus_leftbus>;
151 status = "okay";
152 };
153
154 &bus_mfc {
155 devfreq = <&bus_leftbus>;
156 status = "okay";
157 };
158
159 &cpu0 {
160 cpu0-supply = <&buck2_reg>;
161 };
162
163 /* RSTN signal for eMMC */
164 &sd1_cd {
165 samsung,pin-pud = <0>;
166 samsung,pin-drv = <0>;
167 };
168
169 &pinctrl_1 {
170 gpio_power_key: power_key {
171 samsung,pins = "gpx1-3";
172 samsung,pin-pud = <0>;
173 };
174
175 max77686_irq: max77686-irq {
176 samsung,pins = "gpx3-2";
177 samsung,pin-function = <0>;
178 samsung,pin-pud = <0>;
179 samsung,pin-drv = <0>;
180 };
181
182 hdmi_hpd: hdmi-hpd {
183 samsung,pins = "gpx3-7";
184 samsung,pin-pud = <1>;
185 };
186 };
187
188 &ehci {
189 status = "okay";
190 };
191
192 &exynos_usbphy {
193 status = "okay";
194 };
195
196 &fimc_0 {
197 status = "okay";
198 assigned-clocks = <&clock CLK_MOUT_FIMC0>,
199 <&clock CLK_SCLK_FIMC0>;
200 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
201 assigned-clock-rates = <0>, <176000000>;
202 };
203
204 &fimc_1 {
205 status = "okay";
206 assigned-clocks = <&clock CLK_MOUT_FIMC1>,
207 <&clock CLK_SCLK_FIMC1>;
208 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
209 assigned-clock-rates = <0>, <176000000>;
210 };
211
212 &fimc_2 {
213 status = "okay";
214 assigned-clocks = <&clock CLK_MOUT_FIMC2>,
215 <&clock CLK_SCLK_FIMC2>;
216 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
217 assigned-clock-rates = <0>, <176000000>;
218 };
219
220 &fimc_3 {
221 status = "okay";
222 assigned-clocks = <&clock CLK_MOUT_FIMC3>,
223 <&clock CLK_SCLK_FIMC3>;
224 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
225 assigned-clock-rates = <0>, <176000000>;
226 };
227
228 &hdmi {
229 hpd-gpio = <&gpx3 7 GPIO_ACTIVE_HIGH>;
230 pinctrl-names = "default";
231 pinctrl-0 = <&hdmi_hpd>;
232 vdd-supply = <&ldo8_reg>;
233 vdd_osc-supply = <&ldo10_reg>;
234 vdd_pll-supply = <&ldo8_reg>;
235 ddc = <&i2c_2>;
236 status = "okay";
237 };
238
239 &hdmicec {
240 status = "okay";
241 };
242
243 &hsotg {
244 dr_mode = "peripheral";
245 status = "okay";
246 vusb_d-supply = <&ldo15_reg>;
247 vusb_a-supply = <&ldo12_reg>;
248 };
249
250 &i2c_0 {
251 samsung,i2c-sda-delay = <100>;
252 samsung,i2c-max-bus-freq = <400000>;
253 status = "okay";
254
255 usb3503: usb3503@08 {
256 compatible = "smsc,usb3503";
257 reg = <0x08>;
258
259 intn-gpios = <&gpx3 0 GPIO_ACTIVE_HIGH>;
260 connect-gpios = <&gpx3 4 GPIO_ACTIVE_HIGH>;
261 reset-gpios = <&gpx3 5 GPIO_ACTIVE_HIGH>;
262 initial-mode = <1>;
263 };
264
265 max77686: pmic@09 {
266 compatible = "maxim,max77686";
267 interrupt-parent = <&gpx3>;
268 interrupts = <2 0>;
269 pinctrl-names = "default";
270 pinctrl-0 = <&max77686_irq>;
271 reg = <0x09>;
272 #clock-cells = <1>;
273
274 voltage-regulators {
275 ldo1_reg: LDO1 {
276 regulator-name = "VDD_ALIVE_1.0V";
277 regulator-min-microvolt = <1000000>;
278 regulator-max-microvolt = <1000000>;
279 regulator-always-on;
280 };
281
282 ldo2_reg: LDO2 {
283 regulator-name = "VDDQ_M1_2_1.8V";
284 regulator-min-microvolt = <1800000>;
285 regulator-max-microvolt = <1800000>;
286 regulator-always-on;
287 };
288
289 ldo3_reg: LDO3 {
290 regulator-name = "VDDQ_EXT_1.8V";
291 regulator-min-microvolt = <1800000>;
292 regulator-max-microvolt = <1800000>;
293 regulator-always-on;
294 };
295
296 ldo4_reg: LDO4 {
297 regulator-name = "VDDQ_MMC2_2.8V";
298 regulator-min-microvolt = <2800000>;
299 regulator-max-microvolt = <2800000>;
300 regulator-always-on;
301 regulator-boot-on;
302 };
303
304 ldo5_reg: LDO5 {
305 regulator-name = "VDDQ_MMC1_3_1.8V";
306 regulator-min-microvolt = <1800000>;
307 regulator-max-microvolt = <1800000>;
308 regulator-always-on;
309 regulator-boot-on;
310 };
311
312 ldo6_reg: LDO6 {
313 regulator-name = "VDD10_MPLL_1.0V";
314 regulator-min-microvolt = <1000000>;
315 regulator-max-microvolt = <1000000>;
316 regulator-always-on;
317 };
318
319 ldo7_reg: LDO7 {
320 regulator-name = "VDD10_XPLL_1.0V";
321 regulator-min-microvolt = <1000000>;
322 regulator-max-microvolt = <1000000>;
323 regulator-always-on;
324 };
325
326 ldo8_reg: LDO8 {
327 regulator-name = "VDD10_HDMI_1.0V";
328 regulator-min-microvolt = <1000000>;
329 regulator-max-microvolt = <1000000>;
330 };
331
332 ldo10_reg: LDO10 {
333 regulator-name = "VDDQ_MIPIHSI_1.8V";
334 regulator-min-microvolt = <1800000>;
335 regulator-max-microvolt = <1800000>;
336 };
337
338 ldo11_reg: LDO11 {
339 regulator-name = "VDD18_ABB1_1.8V";
340 regulator-min-microvolt = <1800000>;
341 regulator-max-microvolt = <1800000>;
342 regulator-always-on;
343 };
344
345 ldo12_reg: LDO12 {
346 regulator-name = "VDD33_USB_3.3V";
347 regulator-min-microvolt = <3300000>;
348 regulator-max-microvolt = <3300000>;
349 regulator-always-on;
350 regulator-boot-on;
351 };
352
353 ldo13_reg: LDO13 {
354 regulator-name = "VDDQ_C2C_W_1.8V";
355 regulator-min-microvolt = <1800000>;
356 regulator-max-microvolt = <1800000>;
357 regulator-always-on;
358 regulator-boot-on;
359 };
360
361 ldo14_reg: LDO14 {
362 regulator-name = "VDD18_ABB0_2_1.8V";
363 regulator-min-microvolt = <1800000>;
364 regulator-max-microvolt = <1800000>;
365 regulator-always-on;
366 regulator-boot-on;
367 };
368
369 ldo15_reg: LDO15 {
370 regulator-name = "VDD10_HSIC_1.0V";
371 regulator-min-microvolt = <1000000>;
372 regulator-max-microvolt = <1000000>;
373 regulator-always-on;
374 regulator-boot-on;
375 };
376
377 ldo16_reg: LDO16 {
378 regulator-name = "VDD18_HSIC_1.8V";
379 regulator-min-microvolt = <1800000>;
380 regulator-max-microvolt = <1800000>;
381 regulator-always-on;
382 regulator-boot-on;
383 };
384
385 ldo20_reg: LDO20 {
386 regulator-name = "LDO20_1.8V";
387 regulator-min-microvolt = <1800000>;
388 regulator-max-microvolt = <1800000>;
389 regulator-boot-on;
390 };
391
392 ldo21_reg: LDO21 {
393 regulator-name = "LDO21_3.3V";
394 regulator-min-microvolt = <3300000>;
395 regulator-max-microvolt = <3300000>;
396 regulator-always-on;
397 regulator-boot-on;
398 };
399
400 ldo25_reg: LDO25 {
401 regulator-name = "VDDQ_LCD_1.8V";
402 regulator-min-microvolt = <1800000>;
403 regulator-max-microvolt = <1800000>;
404 regulator-always-on;
405 regulator-boot-on;
406 };
407
408 buck1_reg: BUCK1 {
409 regulator-name = "vdd_mif";
410 regulator-min-microvolt = <900000>;
411 regulator-max-microvolt = <1100000>;
412 regulator-always-on;
413 regulator-boot-on;
414 };
415
416 buck2_reg: BUCK2 {
417 regulator-name = "vdd_arm";
418 regulator-min-microvolt = <900000>;
419 regulator-max-microvolt = <1350000>;
420 regulator-always-on;
421 regulator-boot-on;
422 };
423
424 buck3_reg: BUCK3 {
425 regulator-name = "vdd_int";
426 regulator-min-microvolt = <900000>;
427 regulator-max-microvolt = <1050000>;
428 regulator-always-on;
429 regulator-boot-on;
430 };
431
432 buck4_reg: BUCK4 {
433 regulator-name = "vdd_g3d";
434 regulator-min-microvolt = <900000>;
435 regulator-max-microvolt = <1100000>;
436 regulator-microvolt-offset = <50000>;
437 };
438
439 buck5_reg: BUCK5 {
440 regulator-name = "VDDQ_CKEM1_2_1.2V";
441 regulator-min-microvolt = <1200000>;
442 regulator-max-microvolt = <1200000>;
443 regulator-always-on;
444 regulator-boot-on;
445 };
446
447 buck6_reg: BUCK6 {
448 regulator-name = "BUCK6_1.35V";
449 regulator-min-microvolt = <1350000>;
450 regulator-max-microvolt = <1350000>;
451 regulator-always-on;
452 regulator-boot-on;
453 };
454
455 buck7_reg: BUCK7 {
456 regulator-name = "BUCK7_2.0V";
457 regulator-min-microvolt = <2000000>;
458 regulator-max-microvolt = <2000000>;
459 regulator-always-on;
460 };
461
462 buck8_reg: BUCK8 {
463 regulator-name = "BUCK8_2.8V";
464 regulator-min-microvolt = <2800000>;
465 regulator-max-microvolt = <2800000>;
466 };
467 };
468 };
469 };
470
471 &i2c_1 {
472 status = "okay";
473 max98090: max98090@10 {
474 compatible = "maxim,max98090";
475 reg = <0x10>;
476 interrupt-parent = <&gpx0>;
477 interrupts = <0 0>;
478 clocks = <&i2s0 CLK_I2S_CDCLK>;
479 clock-names = "mclk";
480 #sound-dai-cells = <0>;
481 };
482 };
483
484 &i2c_2 {
485 status = "okay";
486 };
487
488 &i2c_8 {
489 status = "okay";
490 };
491
492 &i2s0 {
493 pinctrl-0 = <&i2s0_bus>;
494 pinctrl-names = "default";
495 status = "okay";
496 clocks = <&clock_audss EXYNOS_I2S_BUS>,
497 <&clock_audss EXYNOS_DOUT_AUD_BUS>,
498 <&clock_audss EXYNOS_SCLK_I2S>;
499 clock-names = "iis", "i2s_opclk0", "i2s_opclk1";
500 };
501
502 &mixer {
503 status = "okay";
504 };
505
506 &mshc_0 {
507 pinctrl-0 = <&sd4_clk &sd4_cmd &sd4_bus4 &sd4_bus8>;
508 pinctrl-names = "default";
509 vmmc-supply = <&ldo20_reg &buck8_reg>;
510 mmc-pwrseq = <&emmc_pwrseq>;
511 status = "okay";
512
513 num-slots = <1>;
514 broken-cd;
515 card-detect-delay = <200>;
516 samsung,dw-mshc-ciu-div = <3>;
517 samsung,dw-mshc-sdr-timing = <2 3>;
518 samsung,dw-mshc-ddr-timing = <1 2>;
519 bus-width = <8>;
520 cap-mmc-highspeed;
521 };
522
523 &rtc {
524 status = "okay";
525 clocks = <&clock CLK_RTC>, <&max77686 MAX77686_CLK_AP>;
526 clock-names = "rtc", "rtc_src";
527 };
528
529 &sdhci_2 {
530 bus-width = <4>;
531 pinctrl-0 = <&sd2_clk &sd2_cmd &sd2_cd &sd2_bus4>;
532 pinctrl-names = "default";
533 vmmc-supply = <&ldo4_reg &ldo21_reg>;
534 cd-gpios = <&gpk2 2 GPIO_ACTIVE_HIGH>;
535 cd-inverted;
536 status = "okay";
537 };
538
539 &serial_0 {
540 status = "okay";
541 };
542
543 &serial_1 {
544 status = "okay";
545 };
546
547 &tmu {
548 vtmu-supply = <&ldo10_reg>;
549 status = "okay";
550 };
551
552 &watchdog {
553 status = "okay";
554 };