arch/arm/boot/dts/imx6dl-riotboard.dts

   1 /*
   2  * Copyright 2014 Iain Paton <ipaton0@gmail.com>
   3  *
   4  * This program is free software; you can redistribute it and/or modify
   5  * it under the terms of the GNU General Public License version 2 as
   6  * published by the Free Software Foundation.
   7  *
   8  */
   9
  10 /dts-v1/;
  11 #include "imx6dl.dtsi"
  12 #include <dt-bindings/gpio/gpio.h>
  13
  14 / {
  15         model = "RIoTboard i.MX6S";
  16         compatible = "riot,imx6s-riotboard", "fsl,imx6dl";
  17
  18         memory {
  19                 reg = <0x10000000 0x40000000>;
  20         };
  21
  22         regulators {
  23                 compatible = "simple-bus";
  24                 #address-cells = <1>;
  25                 #size-cells = <0>;
  26
  27                 reg_2p5v: regulator@0 {
  28                         compatible = "regulator-fixed";
  29                         reg = <0>;
  30                         regulator-name = "2P5V";
  31                         regulator-min-microvolt = <2500000>;
  32                         regulator-max-microvolt = <2500000>;
  33                 };
  34
  35                 reg_3p3v: regulator@1 {
  36                         compatible = "regulator-fixed";
  37                         reg = <1>;
  38                         regulator-name = "3P3V";
  39                         regulator-min-microvolt = <3300000>;
  40                         regulator-max-microvolt = <3300000>;
  41                 };
  42
  43                 reg_usb_otg_vbus: regulator@2 {
  44                         compatible = "regulator-fixed";
  45                         reg = <2>;
  46                         regulator-name = "usb_otg_vbus";
  47                         regulator-min-microvolt = <5000000>;
  48                         regulator-max-microvolt = <5000000>;
  49                         gpio = <&gpio3 22 0>;
  50                         enable-active-high;
  51                 };
  52         };
  53
  54         leds {
  55                 compatible = "gpio-leds";
  56                 pinctrl-names = "default";
  57                 pinctrl-0 = <&pinctrl_led>;
  58
  59                 led0: user1 {
  60                         label = "user1";
  61                         gpios = <&gpio5 2 GPIO_ACTIVE_LOW>;
  62                         default-state = "on";
  63                         linux,default-trigger = "heartbeat";
  64                 };
  65
  66                 led1: user2 {
  67                         label = "user2";
  68                         gpios = <&gpio3 28 GPIO_ACTIVE_LOW>;
  69                         default-state = "off";
  70                 };
  71         };
  72
  73         sound {
  74                 compatible = "fsl,imx-audio-sgtl5000";
  75                 model = "imx6-riotboard-sgtl5000";
  76                 ssi-controller = <&ssi1>;
  77                 audio-codec = <&codec>;
  78                 audio-routing =
  79                         "MIC_IN", "Mic Jack",
  80                         "Mic Jack", "Mic Bias",
  81                         "Headphone Jack", "HP_OUT";
  82                         mux-int-port = <1>;
  83                         mux-ext-port = <3>;
  84         };
  85 };
  86
  87 &audmux {
  88         pinctrl-names = "default";
  89         pinctrl-0 = <&pinctrl_audmux>;
  90         status = "okay";
  91 };
  92
  93 &fec {
  94         pinctrl-names = "default";
  95         pinctrl-0 = <&pinctrl_enet>;
  96         phy-mode = "rgmii";
  97         phy-reset-gpios = <&gpio3 31 0>;
  98         interrupts-extended = <&gpio1 6 IRQ_TYPE_LEVEL_HIGH>,
  99                               <&intc 0 119 IRQ_TYPE_LEVEL_HIGH>;
 100         fsl,err006687-workaround-present;
 101         status = "okay";
 102 };
 103
 104 &hdmi {
 105         ddc-i2c-bus = <&i2c2>;
 106         status = "okay";
 107 };
 108
 109 &i2c1 {
 110         clock-frequency = <100000>;
 111         pinctrl-names = "default";
 112         pinctrl-0 = <&pinctrl_i2c1>;
 113         status = "okay";
 114
 115         codec: sgtl5000@0a {
 116                 compatible = "fsl,sgtl5000";
 117                 reg = <0x0a>;
 118                 clocks = <&clks IMX6QDL_CLK_CKO>;
 119                 VDDA-supply = <&reg_2p5v>;
 120                 VDDIO-supply = <&reg_3p3v>;
 121         };
 122
 123         pmic: pf0100@08 {
 124                 compatible = "fsl,pfuze100";
 125                 reg = <0x08>;
 126                 interrupt-parent = <&gpio5>;
 127                 interrupts = <16 8>;
 128
 129                 regulators {
 130                         reg_vddcore: sw1ab {                            /* VDDARM_IN */
 131                                 regulator-min-microvolt = <300000>;
 132                                 regulator-max-microvolt = <1875000>;
 133                                 regulator-always-on;
 134                         };
 135
 136                         reg_vddsoc: sw1c {                              /* VDDSOC_IN */
 137                                 regulator-min-microvolt = <300000>;
 138                                 regulator-max-microvolt = <1875000>;
 139                                 regulator-always-on;
 140                         };
 141
 142                         reg_gen_3v3: sw2 {                              /* VDDHIGH_IN */
 143                                 regulator-min-microvolt = <800000>;
 144                                 regulator-max-microvolt = <3300000>;
 145                                 regulator-always-on;
 146                         };
 147
 148                         reg_ddr_1v5a: sw3a {                            /* NVCC_DRAM, NVCC_RGMII */
 149                                 regulator-min-microvolt = <400000>;
 150                                 regulator-max-microvolt = <1975000>;
 151                                 regulator-always-on;
 152                         };
 153
 154                         reg_ddr_1v5b: sw3b {                            /* NVCC_DRAM, NVCC_RGMII */
 155                                 regulator-min-microvolt = <400000>;
 156                                 regulator-max-microvolt = <1975000>;
 157                                 regulator-always-on;
 158                         };
 159
 160                         reg_ddr_vtt: sw4 {                              /* MIPI conn */
 161                                 regulator-min-microvolt = <400000>;
 162                                 regulator-max-microvolt = <1975000>;
 163                                 regulator-always-on;
 164                         };
 165
 166                         reg_5v_600mA: swbst {                           /* not used */
 167                                 regulator-min-microvolt = <5000000>;
 168                                 regulator-max-microvolt = <5150000>;
 169                         };
 170
 171                         reg_snvs_3v: vsnvs {                            /* VDD_SNVS_IN */
 172                                 regulator-min-microvolt = <1500000>;
 173                                 regulator-max-microvolt = <3000000>;
 174                                 regulator-always-on;
 175                         };
 176
 177                         vref_reg: vrefddr {                             /* VREF_DDR */
 178                                 regulator-boot-on;
 179                                 regulator-always-on;
 180                         };
 181
 182                         reg_vgen1_1v5: vgen1 {                          /* not used */
 183                                 regulator-min-microvolt = <800000>;
 184                                 regulator-max-microvolt = <1550000>;
 185                         };
 186
 187                         reg_vgen2_1v2_eth: vgen2 {                      /* pcie ? */
 188                                 regulator-min-microvolt = <800000>;
 189                                 regulator-max-microvolt = <1550000>;
 190                                 regulator-always-on;
 191                         };
 192
 193                         reg_vgen3_2v8: vgen3 {                          /* not used */
 194                                 regulator-min-microvolt = <1800000>;
 195                                 regulator-max-microvolt = <3300000>;
 196                         };
 197                         reg_vgen4_1v8: vgen4 {                          /* NVCC_SD3 */
 198                                 regulator-min-microvolt = <1800000>;
 199                                 regulator-max-microvolt = <3300000>;
 200                                 regulator-always-on;
 201                         };
 202
 203                         reg_vgen5_2v5_sgtl: vgen5 {                     /* Pwr LED & 5V0_delayed enable */
 204                                 regulator-min-microvolt = <1800000>;
 205                                 regulator-max-microvolt = <3300000>;
 206                                 regulator-always-on;
 207                         };
 208
 209                         reg_vgen6_3v3: vgen6 {                          /* #V#_DELAYED enable, MIPI */
 210                                 regulator-min-microvolt = <1800000>;
 211                                 regulator-max-microvolt = <3300000>;
 212                                 regulator-always-on;
 213                         };
 214                 };
 215         };
 216 };
 217
 218 &i2c2 {
 219         clock-frequency = <100000>;
 220         pinctrl-names = "default";
 221         pinctrl-0 = <&pinctrl_i2c2>;
 222         status = "okay";
 223 };
 224
 225 &i2c4 {
 226         clock-frequency = <100000>;
 227         pinctrl-names = "default";
 228         pinctrl-0 = <&pinctrl_i2c4>;
 229         clocks = <&clks 116>;
 230         status = "okay";
 231 };
 232
 233 &pwm1 {
 234         pinctrl-names = "default";
 235         pinctrl-0 = <&pinctrl_pwm1>;
 236         status = "okay";
 237 };
 238
 239 &pwm2 {
 240         pinctrl-names = "default";
 241         pinctrl-0 = <&pinctrl_pwm2>;
 242         status = "okay";
 243 };
 244
 245 &pwm3 {
 246         pinctrl-names = "default";
 247         pinctrl-0 = <&pinctrl_pwm3>;
 248         status = "okay";
 249 };
 250
 251 &pwm4 {
 252         pinctrl-names = "default";
 253         pinctrl-0 = <&pinctrl_pwm4>;
 254         status = "okay";
 255 };
 256
 257 &ssi1 {
 258         status = "okay";
 259 };
 260
 261 &uart1 {
 262         pinctrl-names = "default";
 263         pinctrl-0 = <&pinctrl_uart1>;
 264         status = "okay";
 265 };
 266
 267 &uart2 {
 268         pinctrl-names = "default";
 269         pinctrl-0 = <&pinctrl_uart2>;
 270         status = "okay";
 271 };
 272
 273 &uart3 {
 274         pinctrl-names = "default";
 275         pinctrl-0 = <&pinctrl_uart3>;
 276         status = "okay";
 277 };
 278
 279 &uart4 {
 280         pinctrl-names = "default";
 281         pinctrl-0 = <&pinctrl_uart4>;
 282         status = "okay";
 283 };
 284
 285 &uart5 {
 286         pinctrl-names = "default";
 287         pinctrl-0 = <&pinctrl_uart5>;
 288         status = "okay";
 289 };
 290
 291 &usbh1 {
 292         dr_mode = "host";
 293         disable-over-current;
 294         status = "okay";
 295 };
 296
 297 &usbotg {
 298         vbus-supply = <&reg_usb_otg_vbus>;
 299         pinctrl-names = "default";
 300         pinctrl-0 = <&pinctrl_usbotg>;
 301         disable-over-current;
 302         dr_mode = "otg";
 303         status = "okay";
 304 };
 305
 306 &usdhc2 {
 307         pinctrl-names = "default";
 308         pinctrl-0 = <&pinctrl_usdhc2>;
 309         cd-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
 310         wp-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
 311         vmmc-supply = <&reg_3p3v>;
 312         status = "okay";
 313 };
 314
 315 &usdhc3 {
 316         pinctrl-names = "default";
 317         pinctrl-0 = <&pinctrl_usdhc3>;
 318         cd-gpios = <&gpio7 0 GPIO_ACTIVE_LOW>;
 319         wp-gpios = <&gpio7 1 GPIO_ACTIVE_HIGH>;
 320         vmmc-supply = <&reg_3p3v>;
 321         status = "okay";
 322 };
 323
 324 &usdhc4 {
 325         pinctrl-names = "default";
 326         pinctrl-0 = <&pinctrl_usdhc4>;
 327         vmmc-supply = <&reg_3p3v>;
 328         non-removable;
 329         status = "okay";
 330 };
 331
 332 &iomuxc {
 333         pinctrl-names = "default";
 334
 335         imx6-riotboard {
 336                 pinctrl_audmux: audmuxgrp {
 337                         fsl,pins = <
 338                                 MX6QDL_PAD_CSI0_DAT7__AUD3_RXD          0x130b0
 339                                 MX6QDL_PAD_CSI0_DAT4__AUD3_TXC          0x130b0
 340                                 MX6QDL_PAD_CSI0_DAT5__AUD3_TXD          0x110b0
 341                                 MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS         0x130b0
 342                                 MX6QDL_PAD_GPIO_0__CCM_CLKO1            0x130b0         /* CAM_MCLK */
 343                         >;
 344                 };
 345
 346                 pinctrl_ecspi1: ecspi1grp {
 347                         fsl,pins = <
 348                                 MX6QDL_PAD_EIM_D16__ECSPI1_SCLK         0x100b1
 349                                 MX6QDL_PAD_EIM_D17__ECSPI1_MISO         0x100b1
 350                                 MX6QDL_PAD_EIM_D18__ECSPI1_MOSI         0x100b1
 351                                 MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17      0x000b1         /* CS0 */
 352                         >;
 353                 };
 354
 355                 pinctrl_ecspi2: ecspi2grp {
 356                         fsl,pins = <
 357                                 MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09      0x000b1         /* CS1 */
 358                                 MX6QDL_PAD_DISP0_DAT16__ECSPI2_MOSI     0x100b1
 359                                 MX6QDL_PAD_DISP0_DAT17__ECSPI2_MISO     0x100b1
 360                                 MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12      0x000b1         /* CS0 */
 361                                 MX6QDL_PAD_DISP0_DAT19__ECSPI2_SCLK     0x100b1
 362                         >;
 363                 };
 364
 365                 pinctrl_ecspi3: ecspi3grp {
 366                         fsl,pins = <
 367                                 MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK      0x100b1
 368                                 MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI      0x100b1
 369                                 MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO      0x100b1
 370                                 MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24       0x000b1         /* CS0 */
 371                                 MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25       0x000b1         /* CS1 */
 372                         >;
 373                 };
 374
 375                 pinctrl_enet: enetgrp {
 376                         fsl,pins = <
 377                                 MX6QDL_PAD_ENET_MDIO__ENET_MDIO         0x1b0b0
 378                                 MX6QDL_PAD_ENET_MDC__ENET_MDC           0x1b0b0
 379                                 MX6QDL_PAD_RGMII_TXC__RGMII_TXC         0x1b030
 380                                 MX6QDL_PAD_RGMII_TD0__RGMII_TD0         0x1b030
 381                                 MX6QDL_PAD_RGMII_TD1__RGMII_TD1         0x1b030
 382                                 MX6QDL_PAD_RGMII_TD2__RGMII_TD2         0x1b030
 383                                 MX6QDL_PAD_RGMII_TD3__RGMII_TD3         0x1b030
 384                                 MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL   0x1b030
 385                                 MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK    0x0a0b1         /* AR8035 CLK_25M --> ENET_REF_CLK (V22) */
 386                                 MX6QDL_PAD_RGMII_RXC__RGMII_RXC         0x1b030         /* AR8035 pin strapping: IO voltage: pull up */
 387                                 MX6QDL_PAD_RGMII_RD0__RGMII_RD0         0x13030         /* AR8035 pin strapping: PHYADDR#0: pull down */
 388                                 MX6QDL_PAD_RGMII_RD1__RGMII_RD1         0x13030         /* AR8035 pin strapping: PHYADDR#1: pull down */
 389                                 MX6QDL_PAD_RGMII_RD2__RGMII_RD2         0x1b030         /* AR8035 pin strapping: MODE#1: pull up */
 390                                 MX6QDL_PAD_RGMII_RD3__RGMII_RD3         0x1b030         /* AR8035 pin strapping: MODE#3: pull up */
 391                                 MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL   0x130b0         /* AR8035 pin strapping: MODE#0: pull down */
 392                                 MX6QDL_PAD_GPIO_16__ENET_REF_CLK        0x4001b0a8      /* GPIO16 -> AR8035 25MHz */
 393                                 MX6QDL_PAD_EIM_D31__GPIO3_IO31          0x130b0         /* RGMII_nRST */
 394                                 MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28       0x180b0         /* AR8035 interrupt */
 395                                 MX6QDL_PAD_GPIO_6__ENET_IRQ             0x000b1
 396                         >;
 397                 };
 398
 399                 pinctrl_i2c1: i2c1grp {
 400                         fsl,pins = <
 401                                 MX6QDL_PAD_CSI0_DAT8__I2C1_SDA          0x4001b8b1
 402                                 MX6QDL_PAD_CSI0_DAT9__I2C1_SCL          0x4001b8b1
 403                         >;
 404                 };
 405
 406                 pinctrl_i2c2: i2c2grp {
 407                         fsl,pins = <
 408                                 MX6QDL_PAD_KEY_COL3__I2C2_SCL           0x4001b8b1
 409                                 MX6QDL_PAD_KEY_ROW3__I2C2_SDA           0x4001b8b1
 410                         >;
 411                 };
 412
 413                 pinctrl_i2c3: i2c3grp {
 414                         fsl,pins = <
 415                                 MX6QDL_PAD_GPIO_5__I2C3_SCL             0x4001b8b1
 416                                 MX6QDL_PAD_GPIO_6__I2C3_SDA             0x4001b8b1
 417                         >;
 418                 };
 419
 420                 pinctrl_i2c4: i2c4grp {
 421                         fsl,pins = <
 422                                 MX6QDL_PAD_GPIO_7__I2C4_SCL             0x4001b8b1
 423                                 MX6QDL_PAD_GPIO_8__I2C4_SDA             0x4001b8b1
 424                         >;
 425                 };
 426
 427                 pinctrl_led: ledgrp {
 428                         fsl,pins = <
 429                                 MX6QDL_PAD_EIM_A25__GPIO5_IO02          0x1b0b1 /* user led0 */
 430                                 MX6QDL_PAD_EIM_D28__GPIO3_IO28          0x1b0b1 /* user led1 */
 431                         >;
 432                 };
 433
 434                 pinctrl_pwm1: pwm1grp {
 435                         fsl,pins = <
 436                                 MX6QDL_PAD_DISP0_DAT8__PWM1_OUT         0x1b0b1
 437                         >;
 438                 };
 439
 440                 pinctrl_pwm2: pwm2grp {
 441                         fsl,pins = <
 442                                 MX6QDL_PAD_DISP0_DAT9__PWM2_OUT         0x1b0b1
 443                         >;
 444                 };
 445
 446                 pinctrl_pwm3: pwm3grp {
 447                         fsl,pins = <
 448                                 MX6QDL_PAD_SD1_DAT1__PWM3_OUT           0x1b0b1
 449                         >;
 450                 };
 451
 452                 pinctrl_pwm4: pwm4grp {
 453                         fsl,pins = <
 454                                 MX6QDL_PAD_SD1_CMD__PWM4_OUT            0x1b0b1
 455                         >;
 456                 };
 457
 458                 pinctrl_uart1: uart1grp {
 459                         fsl,pins = <
 460                                 MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA    0x1b0b1
 461                                 MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA    0x1b0b1
 462                         >;
 463                 };
 464
 465                 pinctrl_uart2: uart2grp {
 466                         fsl,pins = <
 467                                 MX6QDL_PAD_EIM_D26__UART2_TX_DATA       0x1b0b1
 468                                 MX6QDL_PAD_EIM_D27__UART2_RX_DATA       0x1b0b1
 469                         >;
 470                 };
 471
 472                 pinctrl_uart3: uart3grp {
 473                         fsl,pins = <
 474                                 MX6QDL_PAD_EIM_D24__UART3_TX_DATA       0x1b0b1
 475                                 MX6QDL_PAD_EIM_D25__UART3_RX_DATA       0x1b0b1
 476                         >;
 477                 };
 478
 479                 pinctrl_uart4: uart4grp {
 480                         fsl,pins = <
 481                                 MX6QDL_PAD_KEY_COL0__UART4_TX_DATA      0x1b0b1
 482                                 MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA      0x1b0b1
 483                         >;
 484                 };
 485
 486                 pinctrl_uart5: uart5grp {
 487                         fsl,pins = <
 488                                 MX6QDL_PAD_KEY_COL1__UART5_TX_DATA      0x1b0b1
 489                                 MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA      0x1b0b1
 490                         >;
 491                 };
 492
 493                 pinctrl_usbotg: usbotggrp {
 494                         fsl,pins = <
 495                                 MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID       0x17059
 496                                 MX6QDL_PAD_EIM_D22__GPIO3_IO22          0x000b0 /* MX6QDL_PAD_EIM_D22__USB_OTG_PWR */
 497                                 MX6QDL_PAD_EIM_D21__USB_OTG_OC          0x1b0b0
 498                         >;
 499                 };
 500
 501                 pinctrl_usdhc2: usdhc2grp {
 502                         fsl,pins = <
 503                                 MX6QDL_PAD_SD2_CMD__SD2_CMD             0x17059
 504                                 MX6QDL_PAD_SD2_CLK__SD2_CLK             0x10059
 505                                 MX6QDL_PAD_SD2_DAT0__SD2_DATA0          0x17059
 506                                 MX6QDL_PAD_SD2_DAT1__SD2_DATA1          0x17059
 507                                 MX6QDL_PAD_SD2_DAT2__SD2_DATA2          0x17059
 508                                 MX6QDL_PAD_SD2_DAT3__SD2_DATA3          0x17059
 509                                 MX6QDL_PAD_GPIO_4__GPIO1_IO04           0x1b0b0 /* SD2 CD */
 510                                 MX6QDL_PAD_GPIO_2__GPIO1_IO02           0x1f0b0 /* SD2 WP */
 511                         >;
 512                 };
 513
 514                 pinctrl_usdhc3: usdhc3grp {
 515                         fsl,pins = <
 516                                 MX6QDL_PAD_SD3_CMD__SD3_CMD             0x17059
 517                                 MX6QDL_PAD_SD3_CLK__SD3_CLK             0x10059
 518                                 MX6QDL_PAD_SD3_DAT0__SD3_DATA0          0x17059
 519                                 MX6QDL_PAD_SD3_DAT1__SD3_DATA1          0x17059
 520                                 MX6QDL_PAD_SD3_DAT2__SD3_DATA2          0x17059
 521                                 MX6QDL_PAD_SD3_DAT3__SD3_DATA3          0x17059
 522                                 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00         0x1b0b0 /* SD3 CD */
 523                                 MX6QDL_PAD_SD3_DAT4__GPIO7_IO01         0x1f0b0 /* SD3 WP */
 524                         >;
 525                 };
 526
 527                 pinctrl_usdhc4: usdhc4grp {
 528                         fsl,pins = <
 529                                 MX6QDL_PAD_SD4_CMD__SD4_CMD             0x17059
 530                                 MX6QDL_PAD_SD4_CLK__SD4_CLK             0x10059
 531                                 MX6QDL_PAD_SD4_DAT0__SD4_DATA0          0x17059
 532                                 MX6QDL_PAD_SD4_DAT1__SD4_DATA1          0x17059
 533                                 MX6QDL_PAD_SD4_DAT2__SD4_DATA2          0x17059
 534                                 MX6QDL_PAD_SD4_DAT3__SD4_DATA3          0x17059
 535                                 MX6QDL_PAD_NANDF_ALE__GPIO6_IO08        0x17059 /* SD4 RST (eMMC) */
 536                         >;
 537                 };
 538         };
 539 };