1 /include/ "skeleton.dtsi"
4 compatible = "marvell,kirkwood";
5 interrupt-parent = <&intc>;
13 compatible = "marvell,feroceon";
14 clocks = <&core_clk 1>, <&core_clk 3>, <&gate_clk 11>;
15 clock-names = "cpu_clk", "ddrclk", "powersave";
25 compatible = "simple-bus";
26 ranges = <0x00000000 0xf1000000 0x0100000
27 0xe0000000 0xe0000000 0x8100000 /* PCIE */
28 0xf4000000 0xf4000000 0x0000400
29 0xf5000000 0xf5000000 0x0000400>;
34 compatible = "marvell,orion-timer";
36 interrupt-parent = <&bridge_intc>;
37 interrupts = <1>, <2>;
38 clocks = <&core_clk 0>;
41 intc: main-interrupt-ctrl@20200 {
42 compatible = "marvell,orion-intc";
44 #interrupt-cells = <1>;
45 reg = <0x20200 0x10>, <0x20210 0x10>;
48 bridge_intc: bridge-interrupt-ctrl@20110 {
49 compatible = "marvell,orion-bridge-intc";
51 #interrupt-cells = <1>;
54 marvell,#interrupts = <6>;
57 core_clk: core-clocks@10030 {
58 compatible = "marvell,kirkwood-core-clock";
64 compatible = "marvell,orion-gpio";
70 #interrupt-cells = <2>;
71 interrupts = <35>, <36>, <37>, <38>;
72 clocks = <&gate_clk 7>;
76 compatible = "marvell,orion-gpio";
82 #interrupt-cells = <2>;
83 interrupts = <39>, <40>, <41>;
84 clocks = <&gate_clk 7>;
88 compatible = "ns16550a";
89 reg = <0x12000 0x100>;
92 clocks = <&gate_clk 7>;
97 compatible = "ns16550a";
98 reg = <0x12100 0x100>;
101 clocks = <&gate_clk 7>;
106 compatible = "marvell,orion-spi";
107 #address-cells = <1>;
111 reg = <0x10600 0x28>;
112 clocks = <&gate_clk 7>;
116 gate_clk: clock-gating-control@2011c {
117 compatible = "marvell,kirkwood-gating-clock";
119 clocks = <&core_clk 0>;
123 wdt: watchdog-timer@20300 {
124 compatible = "marvell,orion-wdt";
125 reg = <0x20300 0x28>;
126 interrupt-parent = <&bridge_intc>;
128 clocks = <&gate_clk 7>;
133 compatible = "marvell,orion-xor";
137 clocks = <&gate_clk 8>;
153 compatible = "marvell,orion-xor";
157 clocks = <&gate_clk 16>;
173 compatible = "marvell,orion-ehci";
174 reg = <0x50000 0x1000>;
176 clocks = <&gate_clk 3>;
181 #address-cells = <1>;
186 compatible = "marvell,orion-nand";
187 reg = <0xf4000000 0x400>;
189 /* set partition map and/or chip-delay in board dts */
190 clocks = <&gate_clk 7>;
195 compatible = "marvell,mv64xxx-i2c";
196 reg = <0x11000 0x20>;
197 #address-cells = <1>;
200 clock-frequency = <100000>;
201 clocks = <&gate_clk 7>;
206 compatible = "marvell,orion-crypto";
207 reg = <0x30000 0x10000>,
209 reg-names = "regs", "sram";
211 clocks = <&gate_clk 17>;
215 mdio: mdio-bus@72004 {
216 compatible = "marvell,orion-mdio";
217 #address-cells = <1>;
219 reg = <0x72004 0x84>;
221 clocks = <&gate_clk 0>;
224 /* add phy nodes in board file */
227 eth0: ethernet-controller@72000 {
228 compatible = "marvell,kirkwood-eth";
229 #address-cells = <1>;
231 reg = <0x72000 0x4000>;
232 clocks = <&gate_clk 0>;
233 marvell,tx-checksum-limit = <1600>;
237 device_type = "network";
238 compatible = "marvell,kirkwood-eth-port";
241 /* overwrite MAC address in bootloader */
242 local-mac-address = [00 00 00 00 00 00];
243 /* set phy-handle property in board file */
247 eth1: ethernet-controller@76000 {
248 compatible = "marvell,kirkwood-eth";
249 #address-cells = <1>;
251 reg = <0x76000 0x4000>;
252 clocks = <&gate_clk 19>;
253 marvell,tx-checksum-limit = <1600>;
257 device_type = "network";
258 compatible = "marvell,kirkwood-eth-port";
261 /* overwrite MAC address in bootloader */
262 local-mac-address = [00 00 00 00 00 00];
263 /* set phy-handle property in board file */