]> git.proxmox.com Git - mirror_ubuntu-hirsute-kernel.git/blob - arch/arm/boot/dts/sun5i-r8-chip.dts
Merge tag 'omap-for-v5.1/dt-cpsw-phy' of git://git.kernel.org/pub/scm/linux/kernel...
[mirror_ubuntu-hirsute-kernel.git] / arch / arm / boot / dts / sun5i-r8-chip.dts
1 /*
2 * Copyright 2015 Free Electrons
3 * Copyright 2015 NextThing Co
4 *
5 * Maxime Ripard <maxime.ripard@free-electrons.com>
6 *
7 * This file is dual-licensed: you can use it either under the terms
8 * of the GPL or the X11 license, at your option. Note that this dual
9 * licensing only applies to this file, and not this project as a
10 * whole.
11 *
12 * a) This file is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of the
15 * License, or (at your option) any later version.
16 *
17 * This file is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * Or, alternatively,
23 *
24 * b) Permission is hereby granted, free of charge, to any person
25 * obtaining a copy of this software and associated documentation
26 * files (the "Software"), to deal in the Software without
27 * restriction, including without limitation the rights to use,
28 * copy, modify, merge, publish, distribute, sublicense, and/or
29 * sell copies of the Software, and to permit persons to whom the
30 * Software is furnished to do so, subject to the following
31 * conditions:
32 *
33 * The above copyright notice and this permission notice shall be
34 * included in all copies or substantial portions of the Software.
35 *
36 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
37 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
38 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
39 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
40 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
41 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
42 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
43 * OTHER DEALINGS IN THE SOFTWARE.
44 */
45
46 /dts-v1/;
47 #include "sun5i-r8.dtsi"
48 #include "sunxi-common-regulators.dtsi"
49
50 #include <dt-bindings/gpio/gpio.h>
51 #include <dt-bindings/interrupt-controller/irq.h>
52
53 / {
54 model = "NextThing C.H.I.P.";
55 compatible = "nextthing,chip", "allwinner,sun5i-r8", "allwinner,sun5i-a13";
56
57 aliases {
58 i2c0 = &i2c0;
59 i2c1 = &i2c1;
60 i2c2 = &i2c2;
61 serial0 = &uart1;
62 serial1 = &uart3;
63 spi0 = &spi2;
64 };
65
66 chosen {
67 stdout-path = "serial0:115200n8";
68 };
69
70 leds {
71 compatible = "gpio-leds";
72
73 status {
74 label = "chip:white:status";
75 gpios = <&axp_gpio 2 GPIO_ACTIVE_HIGH>;
76 default-state = "on";
77 };
78 };
79
80 mmc0_pwrseq: mmc0_pwrseq {
81 compatible = "mmc-pwrseq-simple";
82 reset-gpios = <&pio 2 19 GPIO_ACTIVE_LOW>; /* PC19 */
83 };
84
85 onewire {
86 compatible = "w1-gpio";
87 gpios = <&pio 3 2 GPIO_ACTIVE_HIGH>; /* PD2 */
88 pinctrl-names = "default";
89 pinctrl-0 = <&chip_w1_pin>;
90 };
91 };
92
93 &be0 {
94 status = "okay";
95 };
96
97 &codec {
98 status = "okay";
99 };
100
101 &cpu0 {
102 cpu-supply = <&reg_dcdc2>;
103 };
104
105 &ehci0 {
106 status = "okay";
107 };
108
109 &i2c0 {
110 status = "okay";
111
112 axp209: pmic@34 {
113 reg = <0x34>;
114
115 /*
116 * The interrupt is routed through the "External Fast
117 * Interrupt Request" pin (ball G13 of the module)
118 * directly to the main interrupt controller, without
119 * any other controller interfering.
120 */
121 interrupts = <0>;
122 };
123 };
124
125 #include "axp209.dtsi"
126
127 &ac_power_supply {
128 status = "okay";
129 };
130
131 &battery_power_supply {
132 status = "okay";
133 };
134
135 &i2c1 {
136 status = "disabled";
137 };
138
139 &i2c2 {
140 status = "okay";
141
142 xio: gpio@38 {
143 compatible = "nxp,pcf8574a";
144 reg = <0x38>;
145
146 gpio-controller;
147 #gpio-cells = <2>;
148
149 interrupt-parent = <&pio>;
150 interrupts = <6 0 IRQ_TYPE_EDGE_FALLING>;
151 interrupt-controller;
152 #interrupt-cells = <2>;
153 };
154 };
155
156 &mmc0_pins {
157 bias-pull-up;
158 };
159
160 &mmc0 {
161 vmmc-supply = <&reg_vcc3v3>;
162 mmc-pwrseq = <&mmc0_pwrseq>;
163 bus-width = <4>;
164 non-removable;
165 status = "okay";
166 };
167
168 &ohci0 {
169 status = "okay";
170 };
171
172 &otg_sram {
173 status = "okay";
174 };
175
176 &pio {
177 chip_w1_pin: chip-w1-pin {
178 pins = "PD2";
179 function = "gpio_in";
180 bias-pull-up;
181 };
182 };
183
184 &reg_dcdc2 {
185 regulator-min-microvolt = <1000000>;
186 regulator-max-microvolt = <1400000>;
187 regulator-name = "cpuvdd";
188 regulator-always-on;
189 };
190
191 &reg_dcdc3 {
192 regulator-min-microvolt = <1000000>;
193 regulator-max-microvolt = <1300000>;
194 regulator-name = "corevdd";
195 regulator-always-on;
196 };
197
198 &reg_ldo1 {
199 regulator-name = "rtcvdd";
200 };
201
202 &reg_ldo2 {
203 regulator-min-microvolt = <2700000>;
204 regulator-max-microvolt = <3300000>;
205 regulator-name = "avcc";
206 regulator-always-on;
207 };
208
209 /*
210 * Both LDO3 and LDO4 are used in parallel to power up the WiFi/BT
211 * Chip.
212 *
213 * If those are not enabled, the SDIO part will not enumerate, and
214 * since there's no way currently to pass DT infos to an SDIO device,
215 * we cannot really do better than this ugly hack for now.
216 */
217 &reg_ldo3 {
218 regulator-min-microvolt = <3300000>;
219 regulator-max-microvolt = <3300000>;
220 regulator-name = "vcc-wifi-1";
221 regulator-always-on;
222 };
223
224 &reg_ldo4 {
225 regulator-min-microvolt = <3300000>;
226 regulator-max-microvolt = <3300000>;
227 regulator-name = "vcc-wifi-2";
228 regulator-always-on;
229 };
230
231 &reg_ldo5 {
232 regulator-min-microvolt = <1800000>;
233 regulator-max-microvolt = <1800000>;
234 regulator-name = "vcc-1v8";
235 };
236
237 &reg_usb0_vbus {
238 vin-supply = <&reg_vcc5v0>;
239 gpio = <&pio 1 10 GPIO_ACTIVE_HIGH>; /* PB10 */
240 status = "okay";
241 };
242
243 &spi2 {
244 pinctrl-names = "default";
245 pinctrl-0 = <&spi2_pe_pins>;
246 status = "disabled";
247 };
248
249 &tcon0 {
250 status = "okay";
251 };
252
253 &tve0 {
254 status = "okay";
255 };
256
257 &uart1 {
258 pinctrl-names = "default";
259 pinctrl-0 = <&uart1_pg_pins>;
260 status = "okay";
261 };
262
263 &uart3 {
264 pinctrl-names = "default";
265 pinctrl-0 = <&uart3_pg_pins>,
266 <&uart3_cts_rts_pg_pins>;
267 status = "okay";
268 };
269
270 &usb_otg {
271 dr_mode = "otg";
272 status = "okay";
273 };
274
275 &usb_power_supply {
276 status = "okay";
277 };
278
279 &usbphy {
280 status = "okay";
281
282 usb0_id_det-gpio = <&pio 6 2 GPIO_ACTIVE_HIGH>; /* PG2 */
283 usb0_vbus_power-supply = <&usb_power_supply>;
284 usb0_vbus-supply = <&reg_usb0_vbus>;
285 usb1_vbus-supply = <&reg_vcc5v0>;
286 };