]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blob - arch/arm/mach-davinci/devices-da8xx.c
projects / mirror_ubuntu-artful-kernel.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
Merge branch 'x86-boot-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git...
[mirror_ubuntu-artful-kernel.git] / arch / arm / mach-davinci / devices-da8xx.c
1 /*
2 * DA8XX/OMAP L1XX platform device data
3 *
4 * Copyright (c) 2007-2009, MontaVista Software, Inc. <source@mvista.com>
5 * Derived from code that was:
6 * Copyright (C) 2006 Komal Shah <komal_shah802003@yahoo.com>
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 */
13 #include <linux/init.h>
14 #include <linux/platform_data/syscon.h>
15 #include <linux/platform_device.h>
16 #include <linux/dma-contiguous.h>
17 #include <linux/serial_8250.h>
18 #include <linux/ahci_platform.h>
19 #include <linux/clk.h>
20 #include <linux/reboot.h>
21 #include <linux/dmaengine.h>
22
23 #include <mach/cputype.h>
24 #include <mach/common.h>
25 #include <mach/time.h>
26 #include <mach/da8xx.h>
27 #include <mach/clock.h>
28 #include "cpuidle.h"
29 #include "sram.h"
30
31 #include "clock.h"
32 #include "asp.h"
33
34 #define DA8XX_TPCC_BASE 0x01c00000
35 #define DA8XX_TPTC0_BASE 0x01c08000
36 #define DA8XX_TPTC1_BASE 0x01c08400
37 #define DA8XX_WDOG_BASE 0x01c21000 /* DA8XX_TIMER64P1_BASE */
38 #define DA8XX_I2C0_BASE 0x01c22000
39 #define DA8XX_RTC_BASE 0x01c23000
40 #define DA8XX_PRUSS_MEM_BASE 0x01c30000
41 #define DA8XX_MMCSD0_BASE 0x01c40000
42 #define DA8XX_SPI0_BASE 0x01c41000
43 #define DA830_SPI1_BASE 0x01e12000
44 #define DA8XX_LCD_CNTRL_BASE 0x01e13000
45 #define DA850_SATA_BASE 0x01e18000
46 #define DA850_MMCSD1_BASE 0x01e1b000
47 #define DA8XX_EMAC_CPPI_PORT_BASE 0x01e20000
48 #define DA8XX_EMAC_CPGMACSS_BASE 0x01e22000
49 #define DA8XX_EMAC_CPGMAC_BASE 0x01e23000
50 #define DA8XX_EMAC_MDIO_BASE 0x01e24000
51 #define DA8XX_I2C1_BASE 0x01e28000
52 #define DA850_TPCC1_BASE 0x01e30000
53 #define DA850_TPTC2_BASE 0x01e38000
54 #define DA850_SPI1_BASE 0x01f0e000
55 #define DA8XX_DDR2_CTL_BASE 0xb0000000
56
57 #define DA8XX_EMAC_CTRL_REG_OFFSET 0x3000
58 #define DA8XX_EMAC_MOD_REG_OFFSET 0x2000
59 #define DA8XX_EMAC_RAM_OFFSET 0x0000
60 #define DA8XX_EMAC_CTRL_RAM_SIZE SZ_8K
61
62 void __iomem *da8xx_syscfg0_base;
63 void __iomem *da8xx_syscfg1_base;
64
65 static struct plat_serial8250_port da8xx_serial0_pdata[] = {
66 {
67 .mapbase = DA8XX_UART0_BASE,
68 .irq = IRQ_DA8XX_UARTINT0,
69 .flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST |
70 UPF_IOREMAP,
71 .iotype = UPIO_MEM,
72 .regshift = 2,
73 },
74 {
75 .flags = 0,
76 }
77 };
78 static struct plat_serial8250_port da8xx_serial1_pdata[] = {
79 {
80 .mapbase = DA8XX_UART1_BASE,
81 .irq = IRQ_DA8XX_UARTINT1,
82 .flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST |
83 UPF_IOREMAP,
84 .iotype = UPIO_MEM,
85 .regshift = 2,
86 },
87 {
88 .flags = 0,
89 }
90 };
91 static struct plat_serial8250_port da8xx_serial2_pdata[] = {
92 {
93 .mapbase = DA8XX_UART2_BASE,
94 .irq = IRQ_DA8XX_UARTINT2,
95 .flags = UPF_BOOT_AUTOCONF | UPF_SKIP_TEST |
96 UPF_IOREMAP,
97 .iotype = UPIO_MEM,
98 .regshift = 2,
99 },
100 {
101 .flags = 0,
102 }
103 };
104
105 struct platform_device da8xx_serial_device[] = {
106 {
107 .name = "serial8250",
108 .id = PLAT8250_DEV_PLATFORM,
109 .dev = {
110 .platform_data = da8xx_serial0_pdata,
111 }
112 },
113 {
114 .name = "serial8250",
115 .id = PLAT8250_DEV_PLATFORM1,
116 .dev = {
117 .platform_data = da8xx_serial1_pdata,
118 }
119 },
120 {
121 .name = "serial8250",
122 .id = PLAT8250_DEV_PLATFORM2,
123 .dev = {
124 .platform_data = da8xx_serial2_pdata,
125 }
126 },
127 {
128 }
129 };
130
131 static s8 da8xx_queue_priority_mapping[][2] = {
132 /* {event queue no, Priority} */
133 {0, 3},
134 {1, 7},
135 {-1, -1}
136 };
137
138 static s8 da850_queue_priority_mapping[][2] = {
139 /* {event queue no, Priority} */
140 {0, 3},
141 {-1, -1}
142 };
143
144 static struct edma_soc_info da8xx_edma0_pdata = {
145 .queue_priority_mapping = da8xx_queue_priority_mapping,
146 .default_queue = EVENTQ_1,
147 };
148
149 static struct edma_soc_info da850_edma1_pdata = {
150 .queue_priority_mapping = da850_queue_priority_mapping,
151 .default_queue = EVENTQ_0,
152 };
153
154 static struct resource da8xx_edma0_resources[] = {
155 {
156 .name = "edma3_cc",
157 .start = DA8XX_TPCC_BASE,
158 .end = DA8XX_TPCC_BASE + SZ_32K - 1,
159 .flags = IORESOURCE_MEM,
160 },
161 {
162 .name = "edma3_tc0",
163 .start = DA8XX_TPTC0_BASE,
164 .end = DA8XX_TPTC0_BASE + SZ_1K - 1,
165 .flags = IORESOURCE_MEM,
166 },
167 {
168 .name = "edma3_tc1",
169 .start = DA8XX_TPTC1_BASE,
170 .end = DA8XX_TPTC1_BASE + SZ_1K - 1,
171 .flags = IORESOURCE_MEM,
172 },
173 {
174 .name = "edma3_ccint",
175 .start = IRQ_DA8XX_CCINT0,
176 .flags = IORESOURCE_IRQ,
177 },
178 {
179 .name = "edma3_ccerrint",
180 .start = IRQ_DA8XX_CCERRINT,
181 .flags = IORESOURCE_IRQ,
182 },
183 };
184
185 static struct resource da850_edma1_resources[] = {
186 {
187 .name = "edma3_cc",
188 .start = DA850_TPCC1_BASE,
189 .end = DA850_TPCC1_BASE + SZ_32K - 1,
190 .flags = IORESOURCE_MEM,
191 },
192 {
193 .name = "edma3_tc0",
194 .start = DA850_TPTC2_BASE,
195 .end = DA850_TPTC2_BASE + SZ_1K - 1,
196 .flags = IORESOURCE_MEM,
197 },
198 {
199 .name = "edma3_ccint",
200 .start = IRQ_DA850_CCINT1,
201 .flags = IORESOURCE_IRQ,
202 },
203 {
204 .name = "edma3_ccerrint",
205 .start = IRQ_DA850_CCERRINT1,
206 .flags = IORESOURCE_IRQ,
207 },
208 };
209
210 static const struct platform_device_info da8xx_edma0_device __initconst = {
211 .name = "edma",
212 .id = 0,
213 .dma_mask = DMA_BIT_MASK(32),
214 .res = da8xx_edma0_resources,
215 .num_res = ARRAY_SIZE(da8xx_edma0_resources),
216 .data = &da8xx_edma0_pdata,
217 .size_data = sizeof(da8xx_edma0_pdata),
218 };
219
220 static const struct platform_device_info da850_edma1_device __initconst = {
221 .name = "edma",
222 .id = 1,
223 .dma_mask = DMA_BIT_MASK(32),
224 .res = da850_edma1_resources,
225 .num_res = ARRAY_SIZE(da850_edma1_resources),
226 .data = &da850_edma1_pdata,
227 .size_data = sizeof(da850_edma1_pdata),
228 };
229
230 static const struct dma_slave_map da830_edma_map[] = {
231 { "davinci-mcasp.0", "rx", EDMA_FILTER_PARAM(0, 0) },
232 { "davinci-mcasp.0", "tx", EDMA_FILTER_PARAM(0, 1) },
233 { "davinci-mcasp.1", "rx", EDMA_FILTER_PARAM(0, 2) },
234 { "davinci-mcasp.1", "tx", EDMA_FILTER_PARAM(0, 3) },
235 { "davinci-mcasp.2", "rx", EDMA_FILTER_PARAM(0, 4) },
236 { "davinci-mcasp.2", "tx", EDMA_FILTER_PARAM(0, 5) },
237 { "spi_davinci.0", "rx", EDMA_FILTER_PARAM(0, 14) },
238 { "spi_davinci.0", "tx", EDMA_FILTER_PARAM(0, 15) },
239 { "da830-mmc.0", "rx", EDMA_FILTER_PARAM(0, 16) },
240 { "da830-mmc.0", "tx", EDMA_FILTER_PARAM(0, 17) },
241 { "spi_davinci.1", "rx", EDMA_FILTER_PARAM(0, 18) },
242 { "spi_davinci.1", "tx", EDMA_FILTER_PARAM(0, 19) },
243 };
244
245 int __init da830_register_edma(struct edma_rsv_info *rsv)
246 {
247 struct platform_device *edma_pdev;
248
249 da8xx_edma0_pdata.rsv = rsv;
250
251 da8xx_edma0_pdata.slave_map = da830_edma_map;
252 da8xx_edma0_pdata.slavecnt = ARRAY_SIZE(da830_edma_map);
253
254 edma_pdev = platform_device_register_full(&da8xx_edma0_device);
255 return IS_ERR(edma_pdev) ? PTR_ERR(edma_pdev) : 0;
256 }
257
258 static const struct dma_slave_map da850_edma0_map[] = {
259 { "davinci-mcasp.0", "rx", EDMA_FILTER_PARAM(0, 0) },
260 { "davinci-mcasp.0", "tx", EDMA_FILTER_PARAM(0, 1) },
261 { "davinci-mcbsp.0", "rx", EDMA_FILTER_PARAM(0, 2) },
262 { "davinci-mcbsp.0", "tx", EDMA_FILTER_PARAM(0, 3) },
263 { "davinci-mcbsp.1", "rx", EDMA_FILTER_PARAM(0, 4) },
264 { "davinci-mcbsp.1", "tx", EDMA_FILTER_PARAM(0, 5) },
265 { "spi_davinci.0", "rx", EDMA_FILTER_PARAM(0, 14) },
266 { "spi_davinci.0", "tx", EDMA_FILTER_PARAM(0, 15) },
267 { "da830-mmc.0", "rx", EDMA_FILTER_PARAM(0, 16) },
268 { "da830-mmc.0", "tx", EDMA_FILTER_PARAM(0, 17) },
269 { "spi_davinci.1", "rx", EDMA_FILTER_PARAM(0, 18) },
270 { "spi_davinci.1", "tx", EDMA_FILTER_PARAM(0, 19) },
271 };
272
273 static const struct dma_slave_map da850_edma1_map[] = {
274 { "da830-mmc.1", "rx", EDMA_FILTER_PARAM(1, 28) },
275 { "da830-mmc.1", "tx", EDMA_FILTER_PARAM(1, 29) },
276 };
277
278 int __init da850_register_edma(struct edma_rsv_info *rsv[2])
279 {
280 struct platform_device *edma_pdev;
281
282 if (rsv) {
283 da8xx_edma0_pdata.rsv = rsv[0];
284 da850_edma1_pdata.rsv = rsv[1];
285 }
286
287 da8xx_edma0_pdata.slave_map = da850_edma0_map;
288 da8xx_edma0_pdata.slavecnt = ARRAY_SIZE(da850_edma0_map);
289
290 edma_pdev = platform_device_register_full(&da8xx_edma0_device);
291 if (IS_ERR(edma_pdev)) {
292 pr_warn("%s: Failed to register eDMA0\n", __func__);
293 return PTR_ERR(edma_pdev);
294 }
295
296 da850_edma1_pdata.slave_map = da850_edma1_map;
297 da850_edma1_pdata.slavecnt = ARRAY_SIZE(da850_edma1_map);
298
299 edma_pdev = platform_device_register_full(&da850_edma1_device);
300 return IS_ERR(edma_pdev) ? PTR_ERR(edma_pdev) : 0;
301 }
302
303 static struct resource da8xx_i2c_resources0[] = {
304 {
305 .start = DA8XX_I2C0_BASE,
306 .end = DA8XX_I2C0_BASE + SZ_4K - 1,
307 .flags = IORESOURCE_MEM,
308 },
309 {
310 .start = IRQ_DA8XX_I2CINT0,
311 .end = IRQ_DA8XX_I2CINT0,
312 .flags = IORESOURCE_IRQ,
313 },
314 };
315
316 static struct platform_device da8xx_i2c_device0 = {
317 .name = "i2c_davinci",
318 .id = 1,
319 .num_resources = ARRAY_SIZE(da8xx_i2c_resources0),
320 .resource = da8xx_i2c_resources0,
321 };
322
323 static struct resource da8xx_i2c_resources1[] = {
324 {
325 .start = DA8XX_I2C1_BASE,
326 .end = DA8XX_I2C1_BASE + SZ_4K - 1,
327 .flags = IORESOURCE_MEM,
328 },
329 {
330 .start = IRQ_DA8XX_I2CINT1,
331 .end = IRQ_DA8XX_I2CINT1,
332 .flags = IORESOURCE_IRQ,
333 },
334 };
335
336 static struct platform_device da8xx_i2c_device1 = {
337 .name = "i2c_davinci",
338 .id = 2,
339 .num_resources = ARRAY_SIZE(da8xx_i2c_resources1),
340 .resource = da8xx_i2c_resources1,
341 };
342
343 int __init da8xx_register_i2c(int instance,
344 struct davinci_i2c_platform_data *pdata)
345 {
346 struct platform_device *pdev;
347
348 if (instance == 0)
349 pdev = &da8xx_i2c_device0;
350 else if (instance == 1)
351 pdev = &da8xx_i2c_device1;
352 else
353 return -EINVAL;
354
355 pdev->dev.platform_data = pdata;
356 return platform_device_register(pdev);
357 }
358
359 static struct resource da8xx_watchdog_resources[] = {
360 {
361 .start = DA8XX_WDOG_BASE,
362 .end = DA8XX_WDOG_BASE + SZ_4K - 1,
363 .flags = IORESOURCE_MEM,
364 },
365 };
366
367 static struct platform_device da8xx_wdt_device = {
368 .name = "davinci-wdt",
369 .id = -1,
370 .num_resources = ARRAY_SIZE(da8xx_watchdog_resources),
371 .resource = da8xx_watchdog_resources,
372 };
373
374 void da8xx_restart(enum reboot_mode mode, const char *cmd)
375 {
376 struct device *dev;
377
378 dev = bus_find_device_by_name(&platform_bus_type, NULL, "davinci-wdt");
379 if (!dev) {
380 pr_err("%s: failed to find watchdog device\n", __func__);
381 return;
382 }
383
384 davinci_watchdog_reset(to_platform_device(dev));
385 }
386
387 int __init da8xx_register_watchdog(void)
388 {
389 return platform_device_register(&da8xx_wdt_device);
390 }
391
392 static struct resource da8xx_emac_resources[] = {
393 {
394 .start = DA8XX_EMAC_CPPI_PORT_BASE,
395 .end = DA8XX_EMAC_CPPI_PORT_BASE + SZ_16K - 1,
396 .flags = IORESOURCE_MEM,
397 },
398 {
399 .start = IRQ_DA8XX_C0_RX_THRESH_PULSE,
400 .end = IRQ_DA8XX_C0_RX_THRESH_PULSE,
401 .flags = IORESOURCE_IRQ,
402 },
403 {
404 .start = IRQ_DA8XX_C0_RX_PULSE,
405 .end = IRQ_DA8XX_C0_RX_PULSE,
406 .flags = IORESOURCE_IRQ,
407 },
408 {
409 .start = IRQ_DA8XX_C0_TX_PULSE,
410 .end = IRQ_DA8XX_C0_TX_PULSE,
411 .flags = IORESOURCE_IRQ,
412 },
413 {
414 .start = IRQ_DA8XX_C0_MISC_PULSE,
415 .end = IRQ_DA8XX_C0_MISC_PULSE,
416 .flags = IORESOURCE_IRQ,
417 },
418 };
419
420 struct emac_platform_data da8xx_emac_pdata = {
421 .ctrl_reg_offset = DA8XX_EMAC_CTRL_REG_OFFSET,
422 .ctrl_mod_reg_offset = DA8XX_EMAC_MOD_REG_OFFSET,
423 .ctrl_ram_offset = DA8XX_EMAC_RAM_OFFSET,
424 .ctrl_ram_size = DA8XX_EMAC_CTRL_RAM_SIZE,
425 .version = EMAC_VERSION_2,
426 };
427
428 static struct platform_device da8xx_emac_device = {
429 .name = "davinci_emac",
430 .id = 1,
431 .dev = {
432 .platform_data = &da8xx_emac_pdata,
433 },
434 .num_resources = ARRAY_SIZE(da8xx_emac_resources),
435 .resource = da8xx_emac_resources,
436 };
437
438 static struct resource da8xx_mdio_resources[] = {
439 {
440 .start = DA8XX_EMAC_MDIO_BASE,
441 .end = DA8XX_EMAC_MDIO_BASE + SZ_4K - 1,
442 .flags = IORESOURCE_MEM,
443 },
444 };
445
446 static struct platform_device da8xx_mdio_device = {
447 .name = "davinci_mdio",
448 .id = 0,
449 .num_resources = ARRAY_SIZE(da8xx_mdio_resources),
450 .resource = da8xx_mdio_resources,
451 };
452
453 int __init da8xx_register_emac(void)
454 {
455 int ret;
456
457 ret = platform_device_register(&da8xx_mdio_device);
458 if (ret < 0)
459 return ret;
460
461 return platform_device_register(&da8xx_emac_device);
462 }
463
464 static struct resource da830_mcasp1_resources[] = {
465 {
466 .name = "mpu",
467 .start = DAVINCI_DA830_MCASP1_REG_BASE,
468 .end = DAVINCI_DA830_MCASP1_REG_BASE + (SZ_1K * 12) - 1,
469 .flags = IORESOURCE_MEM,
470 },
471 /* TX event */
472 {
473 .name = "tx",
474 .start = DAVINCI_DA830_DMA_MCASP1_AXEVT,
475 .end = DAVINCI_DA830_DMA_MCASP1_AXEVT,
476 .flags = IORESOURCE_DMA,
477 },
478 /* RX event */
479 {
480 .name = "rx",
481 .start = DAVINCI_DA830_DMA_MCASP1_AREVT,
482 .end = DAVINCI_DA830_DMA_MCASP1_AREVT,
483 .flags = IORESOURCE_DMA,
484 },
485 {
486 .name = "common",
487 .start = IRQ_DA8XX_MCASPINT,
488 .flags = IORESOURCE_IRQ,
489 },
490 };
491
492 static struct platform_device da830_mcasp1_device = {
493 .name = "davinci-mcasp",
494 .id = 1,
495 .num_resources = ARRAY_SIZE(da830_mcasp1_resources),
496 .resource = da830_mcasp1_resources,
497 };
498
499 static struct resource da830_mcasp2_resources[] = {
500 {
501 .name = "mpu",
502 .start = DAVINCI_DA830_MCASP2_REG_BASE,
503 .end = DAVINCI_DA830_MCASP2_REG_BASE + (SZ_1K * 12) - 1,
504 .flags = IORESOURCE_MEM,
505 },
506 /* TX event */
507 {
508 .name = "tx",
509 .start = DAVINCI_DA830_DMA_MCASP2_AXEVT,
510 .end = DAVINCI_DA830_DMA_MCASP2_AXEVT,
511 .flags = IORESOURCE_DMA,
512 },
513 /* RX event */
514 {
515 .name = "rx",
516 .start = DAVINCI_DA830_DMA_MCASP2_AREVT,
517 .end = DAVINCI_DA830_DMA_MCASP2_AREVT,
518 .flags = IORESOURCE_DMA,
519 },
520 {
521 .name = "common",
522 .start = IRQ_DA8XX_MCASPINT,
523 .flags = IORESOURCE_IRQ,
524 },
525 };
526
527 static struct platform_device da830_mcasp2_device = {
528 .name = "davinci-mcasp",
529 .id = 2,
530 .num_resources = ARRAY_SIZE(da830_mcasp2_resources),
531 .resource = da830_mcasp2_resources,
532 };
533
534 static struct resource da850_mcasp_resources[] = {
535 {
536 .name = "mpu",
537 .start = DAVINCI_DA8XX_MCASP0_REG_BASE,
538 .end = DAVINCI_DA8XX_MCASP0_REG_BASE + (SZ_1K * 12) - 1,
539 .flags = IORESOURCE_MEM,
540 },
541 /* TX event */
542 {
543 .name = "tx",
544 .start = DAVINCI_DA8XX_DMA_MCASP0_AXEVT,
545 .end = DAVINCI_DA8XX_DMA_MCASP0_AXEVT,
546 .flags = IORESOURCE_DMA,
547 },
548 /* RX event */
549 {
550 .name = "rx",
551 .start = DAVINCI_DA8XX_DMA_MCASP0_AREVT,
552 .end = DAVINCI_DA8XX_DMA_MCASP0_AREVT,
553 .flags = IORESOURCE_DMA,
554 },
555 {
556 .name = "common",
557 .start = IRQ_DA8XX_MCASPINT,
558 .flags = IORESOURCE_IRQ,
559 },
560 };
561
562 static struct platform_device da850_mcasp_device = {
563 .name = "davinci-mcasp",
564 .id = 0,
565 .num_resources = ARRAY_SIZE(da850_mcasp_resources),
566 .resource = da850_mcasp_resources,
567 };
568
569 void __init da8xx_register_mcasp(int id, struct snd_platform_data *pdata)
570 {
571 struct platform_device *pdev;
572
573 switch (id) {
574 case 0:
575 /* Valid for DA830/OMAP-L137 or DA850/OMAP-L138 */
576 pdev = &da850_mcasp_device;
577 break;
578 case 1:
579 /* Valid for DA830/OMAP-L137 only */
580 if (!cpu_is_davinci_da830())
581 return;
582 pdev = &da830_mcasp1_device;
583 break;
584 case 2:
585 /* Valid for DA830/OMAP-L137 only */
586 if (!cpu_is_davinci_da830())
587 return;
588 pdev = &da830_mcasp2_device;
589 break;
590 default:
591 return;
592 }
593
594 pdev->dev.platform_data = pdata;
595 platform_device_register(pdev);
596 }
597
598 static struct resource da8xx_pruss_resources[] = {
599 {
600 .start = DA8XX_PRUSS_MEM_BASE,
601 .end = DA8XX_PRUSS_MEM_BASE + 0xFFFF,
602 .flags = IORESOURCE_MEM,
603 },
604 {
605 .start = IRQ_DA8XX_EVTOUT0,
606 .end = IRQ_DA8XX_EVTOUT0,
607 .flags = IORESOURCE_IRQ,
608 },
609 {
610 .start = IRQ_DA8XX_EVTOUT1,
611 .end = IRQ_DA8XX_EVTOUT1,
612 .flags = IORESOURCE_IRQ,
613 },
614 {
615 .start = IRQ_DA8XX_EVTOUT2,
616 .end = IRQ_DA8XX_EVTOUT2,
617 .flags = IORESOURCE_IRQ,
618 },
619 {
620 .start = IRQ_DA8XX_EVTOUT3,
621 .end = IRQ_DA8XX_EVTOUT3,
622 .flags = IORESOURCE_IRQ,
623 },
624 {
625 .start = IRQ_DA8XX_EVTOUT4,
626 .end = IRQ_DA8XX_EVTOUT4,
627 .flags = IORESOURCE_IRQ,
628 },
629 {
630 .start = IRQ_DA8XX_EVTOUT5,
631 .end = IRQ_DA8XX_EVTOUT5,
632 .flags = IORESOURCE_IRQ,
633 },
634 {
635 .start = IRQ_DA8XX_EVTOUT6,
636 .end = IRQ_DA8XX_EVTOUT6,
637 .flags = IORESOURCE_IRQ,
638 },
639 {
640 .start = IRQ_DA8XX_EVTOUT7,
641 .end = IRQ_DA8XX_EVTOUT7,
642 .flags = IORESOURCE_IRQ,
643 },
644 };
645
646 static struct uio_pruss_pdata da8xx_uio_pruss_pdata = {
647 .pintc_base = 0x4000,
648 };
649
650 static struct platform_device da8xx_uio_pruss_dev = {
651 .name = "pruss_uio",
652 .id = -1,
653 .num_resources = ARRAY_SIZE(da8xx_pruss_resources),
654 .resource = da8xx_pruss_resources,
655 .dev = {
656 .coherent_dma_mask = DMA_BIT_MASK(32),
657 .platform_data = &da8xx_uio_pruss_pdata,
658 }
659 };
660
661 int __init da8xx_register_uio_pruss(void)
662 {
663 da8xx_uio_pruss_pdata.sram_pool = sram_get_gen_pool();
664 return platform_device_register(&da8xx_uio_pruss_dev);
665 }
666
667 static struct lcd_ctrl_config lcd_cfg = {
668 .panel_shade = COLOR_ACTIVE,
669 .bpp = 16,
670 };
671
672 struct da8xx_lcdc_platform_data sharp_lcd035q3dg01_pdata = {
673 .manu_name = "sharp",
674 .controller_data = &lcd_cfg,
675 .type = "Sharp_LCD035Q3DG01",
676 };
677
678 struct da8xx_lcdc_platform_data sharp_lk043t1dg01_pdata = {
679 .manu_name = "sharp",
680 .controller_data = &lcd_cfg,
681 .type = "Sharp_LK043T1DG01",
682 };
683
684 static struct resource da8xx_lcdc_resources[] = {
685 [0] = { /* registers */
686 .start = DA8XX_LCD_CNTRL_BASE,
687 .end = DA8XX_LCD_CNTRL_BASE + SZ_4K - 1,
688 .flags = IORESOURCE_MEM,
689 },
690 [1] = { /* interrupt */
691 .start = IRQ_DA8XX_LCDINT,
692 .end = IRQ_DA8XX_LCDINT,
693 .flags = IORESOURCE_IRQ,
694 },
695 };
696
697 static struct platform_device da8xx_lcdc_device = {
698 .name = "da8xx_lcdc",
699 .id = 0,
700 .num_resources = ARRAY_SIZE(da8xx_lcdc_resources),
701 .resource = da8xx_lcdc_resources,
702 };
703
704 int __init da8xx_register_lcdc(struct da8xx_lcdc_platform_data *pdata)
705 {
706 da8xx_lcdc_device.dev.platform_data = pdata;
707 return platform_device_register(&da8xx_lcdc_device);
708 }
709
710 static struct resource da8xx_gpio_resources[] = {
711 { /* registers */
712 .start = DA8XX_GPIO_BASE,
713 .end = DA8XX_GPIO_BASE + SZ_4K - 1,
714 .flags = IORESOURCE_MEM,
715 },
716 { /* interrupt */
717 .start = IRQ_DA8XX_GPIO0,
718 .end = IRQ_DA8XX_GPIO8,
719 .flags = IORESOURCE_IRQ,
720 },
721 };
722
723 static struct platform_device da8xx_gpio_device = {
724 .name = "davinci_gpio",
725 .id = -1,
726 .num_resources = ARRAY_SIZE(da8xx_gpio_resources),
727 .resource = da8xx_gpio_resources,
728 };
729
730 int __init da8xx_register_gpio(void *pdata)
731 {
732 da8xx_gpio_device.dev.platform_data = pdata;
733 return platform_device_register(&da8xx_gpio_device);
734 }
735
736 static struct resource da8xx_mmcsd0_resources[] = {
737 { /* registers */
738 .start = DA8XX_MMCSD0_BASE,
739 .end = DA8XX_MMCSD0_BASE + SZ_4K - 1,
740 .flags = IORESOURCE_MEM,
741 },
742 { /* interrupt */
743 .start = IRQ_DA8XX_MMCSDINT0,
744 .end = IRQ_DA8XX_MMCSDINT0,
745 .flags = IORESOURCE_IRQ,
746 },
747 };
748
749 static struct platform_device da8xx_mmcsd0_device = {
750 .name = "da830-mmc",
751 .id = 0,
752 .num_resources = ARRAY_SIZE(da8xx_mmcsd0_resources),
753 .resource = da8xx_mmcsd0_resources,
754 };
755
756 int __init da8xx_register_mmcsd0(struct davinci_mmc_config *config)
757 {
758 da8xx_mmcsd0_device.dev.platform_data = config;
759 return platform_device_register(&da8xx_mmcsd0_device);
760 }
761
762 #ifdef CONFIG_ARCH_DAVINCI_DA850
763 static struct resource da850_mmcsd1_resources[] = {
764 { /* registers */
765 .start = DA850_MMCSD1_BASE,
766 .end = DA850_MMCSD1_BASE + SZ_4K - 1,
767 .flags = IORESOURCE_MEM,
768 },
769 { /* interrupt */
770 .start = IRQ_DA850_MMCSDINT0_1,
771 .end = IRQ_DA850_MMCSDINT0_1,
772 .flags = IORESOURCE_IRQ,
773 },
774 };
775
776 static struct platform_device da850_mmcsd1_device = {
777 .name = "da830-mmc",
778 .id = 1,
779 .num_resources = ARRAY_SIZE(da850_mmcsd1_resources),
780 .resource = da850_mmcsd1_resources,
781 };
782
783 int __init da850_register_mmcsd1(struct davinci_mmc_config *config)
784 {
785 da850_mmcsd1_device.dev.platform_data = config;
786 return platform_device_register(&da850_mmcsd1_device);
787 }
788 #endif
789
790 static struct resource da8xx_rproc_resources[] = {
791 { /* DSP boot address */
792 .start = DA8XX_SYSCFG0_BASE + DA8XX_HOST1CFG_REG,
793 .end = DA8XX_SYSCFG0_BASE + DA8XX_HOST1CFG_REG + 3,
794 .flags = IORESOURCE_MEM,
795 },
796 { /* DSP interrupt registers */
797 .start = DA8XX_SYSCFG0_BASE + DA8XX_CHIPSIG_REG,
798 .end = DA8XX_SYSCFG0_BASE + DA8XX_CHIPSIG_REG + 7,
799 .flags = IORESOURCE_MEM,
800 },
801 { /* dsp irq */
802 .start = IRQ_DA8XX_CHIPINT0,
803 .end = IRQ_DA8XX_CHIPINT0,
804 .flags = IORESOURCE_IRQ,
805 },
806 };
807
808 static struct platform_device da8xx_dsp = {
809 .name = "davinci-rproc",
810 .dev = {
811 .coherent_dma_mask = DMA_BIT_MASK(32),
812 },
813 .num_resources = ARRAY_SIZE(da8xx_rproc_resources),
814 .resource = da8xx_rproc_resources,
815 };
816
817 #if IS_ENABLED(CONFIG_DA8XX_REMOTEPROC)
818
819 static phys_addr_t rproc_base __initdata;
820 static unsigned long rproc_size __initdata;
821
822 static int __init early_rproc_mem(char *p)
823 {
824 char *endp;
825
826 if (p == NULL)
827 return 0;
828
829 rproc_size = memparse(p, &endp);
830 if (*endp == '@')
831 rproc_base = memparse(endp + 1, NULL);
832
833 return 0;
834 }
835 early_param("rproc_mem", early_rproc_mem);
836
837 void __init da8xx_rproc_reserve_cma(void)
838 {
839 int ret;
840
841 if (!rproc_base || !rproc_size) {
842 pr_err("%s: 'rproc_mem=nn@address' badly specified\n"
843 " 'nn' and 'address' must both be non-zero\n",
844 __func__);
845
846 return;
847 }
848
849 pr_info("%s: reserving 0x%lx @ 0x%lx...\n",
850 __func__, rproc_size, (unsigned long)rproc_base);
851
852 ret = dma_declare_contiguous(&da8xx_dsp.dev, rproc_size, rproc_base, 0);
853 if (ret)
854 pr_err("%s: dma_declare_contiguous failed %d\n", __func__, ret);
855 }
856
857 #else
858
859 void __init da8xx_rproc_reserve_cma(void)
860 {
861 }
862
863 #endif
864
865 int __init da8xx_register_rproc(void)
866 {
867 int ret;
868
869 ret = platform_device_register(&da8xx_dsp);
870 if (ret)
871 pr_err("%s: can't register DSP device: %d\n", __func__, ret);
872
873 return ret;
874 };
875
876 static struct resource da8xx_rtc_resources[] = {
877 {
878 .start = DA8XX_RTC_BASE,
879 .end = DA8XX_RTC_BASE + SZ_4K - 1,
880 .flags = IORESOURCE_MEM,
881 },
882 { /* timer irq */
883 .start = IRQ_DA8XX_RTC,
884 .end = IRQ_DA8XX_RTC,
885 .flags = IORESOURCE_IRQ,
886 },
887 { /* alarm irq */
888 .start = IRQ_DA8XX_RTC,
889 .end = IRQ_DA8XX_RTC,
890 .flags = IORESOURCE_IRQ,
891 },
892 };
893
894 static struct platform_device da8xx_rtc_device = {
895 .name = "da830-rtc",
896 .id = -1,
897 .num_resources = ARRAY_SIZE(da8xx_rtc_resources),
898 .resource = da8xx_rtc_resources,
899 };
900
901 int da8xx_register_rtc(void)
902 {
903 return platform_device_register(&da8xx_rtc_device);
904 }
905
906 static void __iomem *da8xx_ddr2_ctlr_base;
907 void __iomem * __init da8xx_get_mem_ctlr(void)
908 {
909 if (da8xx_ddr2_ctlr_base)
910 return da8xx_ddr2_ctlr_base;
911
912 da8xx_ddr2_ctlr_base = ioremap(DA8XX_DDR2_CTL_BASE, SZ_32K);
913 if (!da8xx_ddr2_ctlr_base)
914 pr_warn("%s: Unable to map DDR2 controller", __func__);
915
916 return da8xx_ddr2_ctlr_base;
917 }
918
919 static struct resource da8xx_cpuidle_resources[] = {
920 {
921 .start = DA8XX_DDR2_CTL_BASE,
922 .end = DA8XX_DDR2_CTL_BASE + SZ_32K - 1,
923 .flags = IORESOURCE_MEM,
924 },
925 };
926
927 /* DA8XX devices support DDR2 power down */
928 static struct davinci_cpuidle_config da8xx_cpuidle_pdata = {
929 .ddr2_pdown = 1,
930 };
931
932
933 static struct platform_device da8xx_cpuidle_device = {
934 .name = "cpuidle-davinci",
935 .num_resources = ARRAY_SIZE(da8xx_cpuidle_resources),
936 .resource = da8xx_cpuidle_resources,
937 .dev = {
938 .platform_data = &da8xx_cpuidle_pdata,
939 },
940 };
941
942 int __init da8xx_register_cpuidle(void)
943 {
944 da8xx_cpuidle_pdata.ddr2_ctlr_base = da8xx_get_mem_ctlr();
945
946 return platform_device_register(&da8xx_cpuidle_device);
947 }
948
949 static struct resource da8xx_spi0_resources[] = {
950 [0] = {
951 .start = DA8XX_SPI0_BASE,
952 .end = DA8XX_SPI0_BASE + SZ_4K - 1,
953 .flags = IORESOURCE_MEM,
954 },
955 [1] = {
956 .start = IRQ_DA8XX_SPINT0,
957 .end = IRQ_DA8XX_SPINT0,
958 .flags = IORESOURCE_IRQ,
959 },
960 };
961
962 static struct resource da8xx_spi1_resources[] = {
963 [0] = {
964 .start = DA830_SPI1_BASE,
965 .end = DA830_SPI1_BASE + SZ_4K - 1,
966 .flags = IORESOURCE_MEM,
967 },
968 [1] = {
969 .start = IRQ_DA8XX_SPINT1,
970 .end = IRQ_DA8XX_SPINT1,
971 .flags = IORESOURCE_IRQ,
972 },
973 };
974
975 static struct davinci_spi_platform_data da8xx_spi_pdata[] = {
976 [0] = {
977 .version = SPI_VERSION_2,
978 .intr_line = 1,
979 .dma_event_q = EVENTQ_0,
980 .prescaler_limit = 2,
981 },
982 [1] = {
983 .version = SPI_VERSION_2,
984 .intr_line = 1,
985 .dma_event_q = EVENTQ_0,
986 .prescaler_limit = 2,
987 },
988 };
989
990 static struct platform_device da8xx_spi_device[] = {
991 [0] = {
992 .name = "spi_davinci",
993 .id = 0,
994 .num_resources = ARRAY_SIZE(da8xx_spi0_resources),
995 .resource = da8xx_spi0_resources,
996 .dev = {
997 .platform_data = &da8xx_spi_pdata[0],
998 },
999 },
1000 [1] = {
1001 .name = "spi_davinci",
1002 .id = 1,
1003 .num_resources = ARRAY_SIZE(da8xx_spi1_resources),
1004 .resource = da8xx_spi1_resources,
1005 .dev = {
1006 .platform_data = &da8xx_spi_pdata[1],
1007 },
1008 },
1009 };
1010
1011 int __init da8xx_register_spi_bus(int instance, unsigned num_chipselect)
1012 {
1013 if (instance < 0 || instance > 1)
1014 return -EINVAL;
1015
1016 da8xx_spi_pdata[instance].num_chipselect = num_chipselect;
1017
1018 if (instance == 1 && cpu_is_davinci_da850()) {
1019 da8xx_spi1_resources[0].start = DA850_SPI1_BASE;
1020 da8xx_spi1_resources[0].end = DA850_SPI1_BASE + SZ_4K - 1;
1021 }
1022
1023 return platform_device_register(&da8xx_spi_device[instance]);
1024 }
1025
1026 #ifdef CONFIG_ARCH_DAVINCI_DA850
1027 static struct clk sata_refclk = {
1028 .name = "sata_refclk",
1029 .set_rate = davinci_simple_set_rate,
1030 };
1031
1032 static struct clk_lookup sata_refclk_lookup =
1033 CLK("ahci_da850", "refclk", &sata_refclk);
1034
1035 int __init da850_register_sata_refclk(int rate)
1036 {
1037 int ret;
1038
1039 sata_refclk.rate = rate;
1040 ret = clk_register(&sata_refclk);
1041 if (ret)
1042 return ret;
1043
1044 clkdev_add(&sata_refclk_lookup);
1045
1046 return 0;
1047 }
1048
1049 static struct resource da850_sata_resources[] = {
1050 {
1051 .start = DA850_SATA_BASE,
1052 .end = DA850_SATA_BASE + 0x1fff,
1053 .flags = IORESOURCE_MEM,
1054 },
1055 {
1056 .start = DA8XX_SYSCFG1_BASE + DA8XX_PWRDN_REG,
1057 .end = DA8XX_SYSCFG1_BASE + DA8XX_PWRDN_REG + 0x3,
1058 .flags = IORESOURCE_MEM,
1059 },
1060 {
1061 .start = IRQ_DA850_SATAINT,
1062 .flags = IORESOURCE_IRQ,
1063 },
1064 };
1065
1066 static u64 da850_sata_dmamask = DMA_BIT_MASK(32);
1067
1068 static struct platform_device da850_sata_device = {
1069 .name = "ahci_da850",
1070 .id = -1,
1071 .dev = {
1072 .dma_mask = &da850_sata_dmamask,
1073 .coherent_dma_mask = DMA_BIT_MASK(32),
1074 },
1075 .num_resources = ARRAY_SIZE(da850_sata_resources),
1076 .resource = da850_sata_resources,
1077 };
1078
1079 int __init da850_register_sata(unsigned long refclkpn)
1080 {
1081 int ret;
1082
1083 ret = da850_register_sata_refclk(refclkpn);
1084 if (ret)
1085 return ret;
1086
1087 return platform_device_register(&da850_sata_device);
1088 }
1089 #endif
1090
1091 static struct syscon_platform_data da8xx_cfgchip_platform_data = {
1092 .label = "cfgchip",
1093 };
1094
1095 static struct resource da8xx_cfgchip_resources[] = {
1096 {
1097 .start = DA8XX_SYSCFG0_BASE + DA8XX_CFGCHIP0_REG,
1098 .end = DA8XX_SYSCFG0_BASE + DA8XX_CFGCHIP4_REG + 3,
1099 .flags = IORESOURCE_MEM,
1100 },
1101 };
1102
1103 static struct platform_device da8xx_cfgchip_device = {
1104 .name = "syscon",
1105 .id = -1,
1106 .dev = {
1107 .platform_data = &da8xx_cfgchip_platform_data,
1108 },
1109 .num_resources = ARRAY_SIZE(da8xx_cfgchip_resources),
1110 .resource = da8xx_cfgchip_resources,
1111 };
1112
1113 int __init da8xx_register_cfgchip(void)
1114 {
1115 return platform_device_register(&da8xx_cfgchip_device);
1116 }
Ubuntu Artful kernel mirror