arch/arm/mach-s3c2440/mach-rx3715.c

   1 /* linux/arch/arm/mach-s3c2440/mach-rx3715.c
   2  *
   3  * Copyright (c) 2003-2004 Simtec Electronics
   4  *      Ben Dooks <ben@simtec.co.uk>
   5  *
   6  * http://www.handhelds.org/projects/rx3715.html
   7  *
   8  * This program is free software; you can redistribute it and/or modify
   9  * it under the terms of the GNU General Public License version 2 as
  10  * published by the Free Software Foundation.
  11  *
  12 */
  13
  14 #include <linux/kernel.h>
  15 #include <linux/types.h>
  16 #include <linux/interrupt.h>
  17 #include <linux/list.h>
  18 #include <linux/memblock.h>
  19 #include <linux/timer.h>
  20 #include <linux/init.h>
  21 #include <linux/tty.h>
  22 #include <linux/console.h>
  23 #include <linux/sysdev.h>
  24 #include <linux/platform_device.h>
  25 #include <linux/serial_core.h>
  26 #include <linux/serial.h>
  27 #include <linux/io.h>
  28 #include <linux/mtd/mtd.h>
  29 #include <linux/mtd/nand.h>
  30 #include <linux/mtd/nand_ecc.h>
  31 #include <linux/mtd/partitions.h>
  32
  33 #include <asm/mach/arch.h>
  34 #include <asm/mach/map.h>
  35 #include <asm/mach/irq.h>
  36
  37 #include <mach/hardware.h>
  38 #include <asm/irq.h>
  39 #include <asm/mach-types.h>
  40
  41 #include <plat/regs-serial.h>
  42 #include <mach/regs-gpio.h>
  43 #include <mach/regs-lcd.h>
  44
  45 #include <mach/h1940.h>
  46 #include <plat/nand.h>
  47 #include <mach/fb.h>
  48
  49 #include <plat/clock.h>
  50 #include <plat/devs.h>
  51 #include <plat/cpu.h>
  52 #include <plat/pm.h>
  53
  54 static struct map_desc rx3715_iodesc[] __initdata = {
  55         /* dump ISA space somewhere unused */
  56
  57         {
  58                 .virtual        = (u32)S3C24XX_VA_ISA_WORD,
  59                 .pfn            = __phys_to_pfn(S3C2410_CS3),
  60                 .length         = SZ_1M,
  61                 .type           = MT_DEVICE,
  62         }, {
  63                 .virtual        = (u32)S3C24XX_VA_ISA_BYTE,
  64                 .pfn            = __phys_to_pfn(S3C2410_CS3),
  65                 .length         = SZ_1M,
  66                 .type           = MT_DEVICE,
  67         },
  68 };
  69
  70
  71 static struct s3c24xx_uart_clksrc rx3715_serial_clocks[] = {
  72         [0] = {
  73                 .name           = "fclk",
  74                 .divisor        = 0,
  75                 .min_baud       = 0,
  76                 .max_baud       = 0,
  77         }
  78 };
  79
  80 static struct s3c2410_uartcfg rx3715_uartcfgs[] = {
  81         [0] = {
  82                 .hwport      = 0,
  83                 .flags       = 0,
  84                 .ucon        = 0x3c5,
  85                 .ulcon       = 0x03,
  86                 .ufcon       = 0x51,
  87                 .clocks      = rx3715_serial_clocks,
  88                 .clocks_size = ARRAY_SIZE(rx3715_serial_clocks),
  89         },
  90         [1] = {
  91                 .hwport      = 1,
  92                 .flags       = 0,
  93                 .ucon        = 0x3c5,
  94                 .ulcon       = 0x03,
  95                 .ufcon       = 0x00,
  96                 .clocks      = rx3715_serial_clocks,
  97                 .clocks_size = ARRAY_SIZE(rx3715_serial_clocks),
  98         },
  99         /* IR port */
 100         [2] = {
 101                 .hwport      = 2,
 102                 .uart_flags  = UPF_CONS_FLOW,
 103                 .ucon        = 0x3c5,
 104                 .ulcon       = 0x43,
 105                 .ufcon       = 0x51,
 106                 .clocks      = rx3715_serial_clocks,
 107                 .clocks_size = ARRAY_SIZE(rx3715_serial_clocks),
 108         }
 109 };
 110
 111 /* framebuffer lcd controller information */
 112
 113 static struct s3c2410fb_display rx3715_lcdcfg __initdata = {
 114         .lcdcon5 =      S3C2410_LCDCON5_INVVLINE |
 115                         S3C2410_LCDCON5_FRM565 |
 116                         S3C2410_LCDCON5_HWSWP,
 117
 118         .type           = S3C2410_LCDCON1_TFT,
 119         .width          = 240,
 120         .height         = 320,
 121
 122         .pixclock       = 260000,
 123         .xres           = 240,
 124         .yres           = 320,
 125         .bpp            = 16,
 126         .left_margin    = 36,
 127         .right_margin   = 36,
 128         .hsync_len      = 8,
 129         .upper_margin   = 6,
 130         .lower_margin   = 7,
 131         .vsync_len      = 3,
 132 };
 133
 134 static struct s3c2410fb_mach_info rx3715_fb_info __initdata = {
 135
 136         .displays =     &rx3715_lcdcfg,
 137         .num_displays = 1,
 138         .default_display = 0,
 139
 140         .lpcsel =       0xf82,
 141
 142         .gpccon =       0xaa955699,
 143         .gpccon_mask =  0xffc003cc,
 144         .gpcup =        0x0000ffff,
 145         .gpcup_mask =   0xffffffff,
 146
 147         .gpdcon =       0xaa95aaa1,
 148         .gpdcon_mask =  0xffc0fff0,
 149         .gpdup =        0x0000faff,
 150         .gpdup_mask =   0xffffffff,
 151 };
 152
 153 static struct mtd_partition __initdata rx3715_nand_part[] = {
 154         [0] = {
 155                 .name           = "Whole Flash",
 156                 .offset         = 0,
 157                 .size           = MTDPART_SIZ_FULL,
 158                 .mask_flags     = MTD_WRITEABLE,
 159         }
 160 };
 161
 162 static struct s3c2410_nand_set __initdata rx3715_nand_sets[] = {
 163         [0] = {
 164                 .name           = "Internal",
 165                 .nr_chips       = 1,
 166                 .nr_partitions  = ARRAY_SIZE(rx3715_nand_part),
 167                 .partitions     = rx3715_nand_part,
 168         },
 169 };
 170
 171 static struct s3c2410_platform_nand __initdata rx3715_nand_info = {
 172         .tacls          = 25,
 173         .twrph0         = 50,
 174         .twrph1         = 15,
 175         .nr_sets        = ARRAY_SIZE(rx3715_nand_sets),
 176         .sets           = rx3715_nand_sets,
 177 };
 178
 179 static struct platform_device *rx3715_devices[] __initdata = {
 180         &s3c_device_ohci,
 181         &s3c_device_lcd,
 182         &s3c_device_wdt,
 183         &s3c_device_i2c0,
 184         &s3c_device_iis,
 185         &s3c_device_nand,
 186 };
 187
 188 static void __init rx3715_map_io(void)
 189 {
 190         s3c24xx_init_io(rx3715_iodesc, ARRAY_SIZE(rx3715_iodesc));
 191         s3c24xx_init_clocks(16934000);
 192         s3c24xx_init_uarts(rx3715_uartcfgs, ARRAY_SIZE(rx3715_uartcfgs));
 193 }
 194
 195 /* H1940 and RX3715 need to reserve this for suspend */
 196 static void __init rx3715_reserve(void)
 197 {
 198         memblock_reserve(0x30003000, 0x1000);
 199         memblock_reserve(0x30081000, 0x1000);
 200 }
 201
 202 static void __init rx3715_init_irq(void)
 203 {
 204         s3c24xx_init_irq();
 205 }
 206
 207 static void __init rx3715_init_machine(void)
 208 {
 209 #ifdef CONFIG_PM_H1940
 210         memcpy(phys_to_virt(H1940_SUSPEND_RESUMEAT), h1940_pm_return, 1024);
 211 #endif
 212         s3c_pm_init();
 213
 214         s3c_nand_set_platdata(&rx3715_nand_info);
 215         s3c24xx_fb_set_platdata(&rx3715_fb_info);
 216         platform_add_devices(rx3715_devices, ARRAY_SIZE(rx3715_devices));
 217 }
 218
 219 MACHINE_START(RX3715, "IPAQ-RX3715")
 220         /* Maintainer: Ben Dooks <ben-linux@fluff.org> */
 221         .atag_offset    = 0x100,
 222         .map_io         = rx3715_map_io,
 223         .reserve        = rx3715_reserve,
 224         .init_irq       = rx3715_init_irq,
 225         .init_machine   = rx3715_init_machine,
 226         .timer          = &s3c24xx_timer,
 227 MACHINE_END