]>
git.proxmox.com Git - mirror_ubuntu-focal-kernel.git/blob - arch/arm/mach-socfpga/socfpga.c
2 * Copyright (C) 2012-2015 Altera Corporation
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; either version 2 of the License, or
7 * (at your option) any later version.
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
14 * You should have received a copy of the GNU General Public License
15 * along with this program. If not, see <http://www.gnu.org/licenses/>.
17 #include <linux/irqchip.h>
18 #include <linux/of_address.h>
19 #include <linux/of_irq.h>
20 #include <linux/of_platform.h>
21 #include <linux/reboot.h>
23 #include <asm/hardware/cache-l2x0.h>
24 #include <asm/mach/arch.h>
25 #include <asm/mach/map.h>
26 #include <asm/cacheflush.h>
30 void __iomem
*sys_manager_base_addr
;
31 void __iomem
*rst_manager_base_addr
;
32 void __iomem
*sdr_ctl_base_addr
;
33 unsigned long socfpga_cpu1start_addr
;
35 extern void __init
socfpga_reset_init(void);
37 static void __init
socfpga_sysmgr_init(void)
39 struct device_node
*np
;
41 np
= of_find_compatible_node(NULL
, NULL
, "altr,sys-mgr");
43 if (of_property_read_u32(np
, "cpu1-start-addr",
44 (u32
*) &socfpga_cpu1start_addr
))
45 pr_err("SMP: Need cpu1-start-addr in device tree.\n");
47 /* Ensure that socfpga_cpu1start_addr is visible to other CPUs */
49 sync_cache_w(&socfpga_cpu1start_addr
);
51 sys_manager_base_addr
= of_iomap(np
, 0);
53 np
= of_find_compatible_node(NULL
, NULL
, "altr,rst-mgr");
54 rst_manager_base_addr
= of_iomap(np
, 0);
56 np
= of_find_compatible_node(NULL
, NULL
, "altr,sdr-ctl");
57 sdr_ctl_base_addr
= of_iomap(np
, 0);
60 static void __init
socfpga_init_irq(void)
63 socfpga_sysmgr_init();
64 if (IS_ENABLED(CONFIG_EDAC_ALTERA_L2C
))
65 socfpga_init_l2_ecc();
67 if (IS_ENABLED(CONFIG_EDAC_ALTERA_OCRAM
))
68 socfpga_init_ocram_ecc();
72 static void __init
socfpga_arria10_init_irq(void)
75 socfpga_sysmgr_init();
76 if (IS_ENABLED(CONFIG_EDAC_ALTERA_L2C
))
77 socfpga_init_arria10_l2_ecc();
78 if (IS_ENABLED(CONFIG_EDAC_ALTERA_OCRAM
))
79 socfpga_init_arria10_ocram_ecc();
83 static void socfpga_cyclone5_restart(enum reboot_mode mode
, const char *cmd
)
87 temp
= readl(rst_manager_base_addr
+ SOCFPGA_RSTMGR_CTRL
);
89 if (mode
== REBOOT_HARD
)
90 temp
|= RSTMGR_CTRL_SWCOLDRSTREQ
;
92 temp
|= RSTMGR_CTRL_SWWARMRSTREQ
;
93 writel(temp
, rst_manager_base_addr
+ SOCFPGA_RSTMGR_CTRL
);
96 static void socfpga_arria10_restart(enum reboot_mode mode
, const char *cmd
)
100 temp
= readl(rst_manager_base_addr
+ SOCFPGA_A10_RSTMGR_CTRL
);
102 if (mode
== REBOOT_HARD
)
103 temp
|= RSTMGR_CTRL_SWCOLDRSTREQ
;
105 temp
|= RSTMGR_CTRL_SWWARMRSTREQ
;
106 writel(temp
, rst_manager_base_addr
+ SOCFPGA_A10_RSTMGR_CTRL
);
109 static const char *altera_dt_match
[] = {
114 DT_MACHINE_START(SOCFPGA
, "Altera SOCFPGA")
117 .init_irq
= socfpga_init_irq
,
118 .restart
= socfpga_cyclone5_restart
,
119 .dt_compat
= altera_dt_match
,
122 static const char *altera_a10_dt_match
[] = {
123 "altr,socfpga-arria10",
127 DT_MACHINE_START(SOCFPGA_A10
, "Altera SOCFPGA Arria10")
130 .init_irq
= socfpga_arria10_init_irq
,
131 .restart
= socfpga_arria10_restart
,
132 .dt_compat
= altera_a10_dt_match
,