]> git.proxmox.com Git - mirror_ubuntu-artful-kernel.git/blob - arch/mips/netlogic/xlp/setup.c
MIPS: Netlogic: SYS block updates of XLP9XX
[mirror_ubuntu-artful-kernel.git] / arch / mips / netlogic / xlp / setup.c
1 /*
2 * Copyright 2003-2011 NetLogic Microsystems, Inc. (NetLogic). All rights
3 * reserved.
4 *
5 * This software is available to you under a choice of one of two
6 * licenses. You may choose to be licensed under the terms of the GNU
7 * General Public License (GPL) Version 2, available from the file
8 * COPYING in the main directory of this source tree, or the NetLogic
9 * license below:
10 *
11 * Redistribution and use in source and binary forms, with or without
12 * modification, are permitted provided that the following conditions
13 * are met:
14 *
15 * 1. Redistributions of source code must retain the above copyright
16 * notice, this list of conditions and the following disclaimer.
17 * 2. Redistributions in binary form must reproduce the above copyright
18 * notice, this list of conditions and the following disclaimer in
19 * the documentation and/or other materials provided with the
20 * distribution.
21 *
22 * THIS SOFTWARE IS PROVIDED BY NETLOGIC ``AS IS'' AND ANY EXPRESS OR
23 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
24 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
25 * ARE DISCLAIMED. IN NO EVENT SHALL NETLOGIC OR CONTRIBUTORS BE LIABLE
26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
27 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
28 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
29 * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
30 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
31 * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN
32 * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
33 */
34
35 #include <linux/kernel.h>
36 #include <linux/of_fdt.h>
37
38 #include <asm/idle.h>
39 #include <asm/reboot.h>
40 #include <asm/time.h>
41 #include <asm/bootinfo.h>
42
43 #include <asm/netlogic/haldefs.h>
44 #include <asm/netlogic/common.h>
45
46 #include <asm/netlogic/xlp-hal/iomap.h>
47 #include <asm/netlogic/xlp-hal/xlp.h>
48 #include <asm/netlogic/xlp-hal/sys.h>
49
50 uint64_t nlm_io_base;
51 struct nlm_soc_info nlm_nodes[NLM_NR_NODES];
52 cpumask_t nlm_cpumask = CPU_MASK_CPU0;
53 unsigned int nlm_threads_per_core;
54
55 static void nlm_linux_exit(void)
56 {
57 uint64_t sysbase = nlm_get_node(0)->sysbase;
58
59 if (cpu_is_xlp9xx())
60 nlm_write_sys_reg(sysbase, SYS_9XX_CHIP_RESET, 1);
61 else
62 nlm_write_sys_reg(sysbase, SYS_CHIP_RESET, 1);
63 for ( ; ; )
64 cpu_wait();
65 }
66
67 static void nlm_fixup_mem(void)
68 {
69 const int pref_backup = 512;
70 int i;
71
72 for (i = 0; i < boot_mem_map.nr_map; i++) {
73 if (boot_mem_map.map[i].type != BOOT_MEM_RAM)
74 continue;
75 boot_mem_map.map[i].size -= pref_backup;
76 }
77 }
78
79 static void __init xlp_init_mem_from_bars(void)
80 {
81 uint64_t map[16];
82 int i, n;
83
84 n = xlp_get_dram_map(-1, map); /* -1: info for all nodes */
85 for (i = 0; i < n; i += 2) {
86 /* exclude 0x1000_0000-0x2000_0000, u-boot device */
87 if (map[i] <= 0x10000000 && map[i+1] > 0x10000000)
88 map[i+1] = 0x10000000;
89 if (map[i] > 0x10000000 && map[i] < 0x20000000)
90 map[i] = 0x20000000;
91
92 add_memory_region(map[i], map[i+1] - map[i], BOOT_MEM_RAM);
93 }
94 }
95
96 void __init plat_mem_setup(void)
97 {
98 panic_timeout = 5;
99 _machine_restart = (void (*)(char *))nlm_linux_exit;
100 _machine_halt = nlm_linux_exit;
101 pm_power_off = nlm_linux_exit;
102
103 /* memory and bootargs from DT */
104 xlp_early_init_devtree();
105
106 if (boot_mem_map.nr_map == 0) {
107 pr_info("Using DRAM BARs for memory map.\n");
108 xlp_init_mem_from_bars();
109 }
110 /* Calculate and setup wired entries for mapped kernel */
111 nlm_fixup_mem();
112 }
113
114 const char *get_system_type(void)
115 {
116 switch (read_c0_prid() & 0xff00) {
117 case PRID_IMP_NETLOGIC_XLP9XX:
118 case PRID_IMP_NETLOGIC_XLP2XX:
119 return "Broadcom XLPII Series";
120 default:
121 return "Netlogic XLP Series";
122 }
123 }
124
125 void __init prom_free_prom_memory(void)
126 {
127 /* Nothing yet */
128 }
129
130 void xlp_mmu_init(void)
131 {
132 u32 conf4;
133
134 if (cpu_is_xlpii()) {
135 /* XLPII series has extended pagesize in config 4 */
136 conf4 = read_c0_config4() & ~0x1f00u;
137 write_c0_config4(conf4 | ((PAGE_SHIFT - 10) / 2 << 8));
138 } else {
139 /* enable extended TLB and Large Fixed TLB */
140 write_c0_config6(read_c0_config6() | 0x24);
141
142 /* set page mask of extended Fixed TLB in config7 */
143 write_c0_config7(PM_DEFAULT_MASK >>
144 (13 + (ffz(PM_DEFAULT_MASK >> 13) / 2)));
145 }
146 }
147
148 void nlm_percpu_init(int hwcpuid)
149 {
150 }
151
152 void __init prom_init(void)
153 {
154 void *reset_vec;
155
156 nlm_io_base = CKSEG1ADDR(XLP_DEFAULT_IO_BASE);
157 nlm_init_boot_cpu();
158 xlp_mmu_init();
159 nlm_node_init(0);
160 xlp_dt_init((void *)(long)fw_arg0);
161
162 /* Update reset entry point with CPU init code */
163 reset_vec = (void *)CKSEG1ADDR(RESET_VEC_PHYS);
164 memset(reset_vec, 0, RESET_VEC_SIZE);
165 memcpy(reset_vec, (void *)nlm_reset_entry,
166 (nlm_reset_entry_end - nlm_reset_entry));
167
168 #ifdef CONFIG_SMP
169 cpumask_setall(&nlm_cpumask);
170 nlm_wakeup_secondary_cpus();
171
172 /* update TLB size after waking up threads */
173 current_cpu_data.tlbsize = ((read_c0_config6() >> 16) & 0xffff) + 1;
174
175 register_smp_ops(&nlm_smp_ops);
176 #endif
177 }