]> git.proxmox.com Git - mirror_ubuntu-eoan-kernel.git/blob - arch/powerpc/platforms/85xx/stx_gp3.c
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152
[mirror_ubuntu-eoan-kernel.git] / arch / powerpc / platforms / 85xx / stx_gp3.c
1 // SPDX-License-Identifier: GPL-2.0-or-later
2 /*
3 * Based on MPC8560 ADS and arch/ppc stx_gp3 ports
4 *
5 * Maintained by Kumar Gala (see MAINTAINERS for contact information)
6 *
7 * Copyright 2008 Freescale Semiconductor Inc.
8 *
9 * Dan Malek <dan@embeddededge.com>
10 * Copyright 2004 Embedded Edge, LLC
11 *
12 * Copied from mpc8560_ads.c
13 * Copyright 2002, 2003 Motorola Inc.
14 *
15 * Ported to 2.6, Matt Porter <mporter@kernel.crashing.org>
16 * Copyright 2004-2005 MontaVista Software, Inc.
17 */
18
19 #include <linux/stddef.h>
20 #include <linux/kernel.h>
21 #include <linux/pci.h>
22 #include <linux/kdev_t.h>
23 #include <linux/delay.h>
24 #include <linux/seq_file.h>
25 #include <linux/of_platform.h>
26
27 #include <asm/time.h>
28 #include <asm/machdep.h>
29 #include <asm/pci-bridge.h>
30 #include <asm/mpic.h>
31 #include <asm/prom.h>
32 #include <mm/mmu_decl.h>
33 #include <asm/udbg.h>
34
35 #include <sysdev/fsl_soc.h>
36 #include <sysdev/fsl_pci.h>
37
38 #include "mpc85xx.h"
39
40 #ifdef CONFIG_CPM2
41 #include <asm/cpm2.h>
42 #endif /* CONFIG_CPM2 */
43
44 static void __init stx_gp3_pic_init(void)
45 {
46 struct mpic *mpic = mpic_alloc(NULL, 0, MPIC_BIG_ENDIAN,
47 0, 256, " OpenPIC ");
48 BUG_ON(mpic == NULL);
49 mpic_init(mpic);
50
51 mpc85xx_cpm2_pic_init();
52 }
53
54 /*
55 * Setup the architecture
56 */
57 static void __init stx_gp3_setup_arch(void)
58 {
59 if (ppc_md.progress)
60 ppc_md.progress("stx_gp3_setup_arch()", 0);
61
62 fsl_pci_assign_primary();
63
64 #ifdef CONFIG_CPM2
65 cpm2_reset();
66 #endif
67 }
68
69 static void stx_gp3_show_cpuinfo(struct seq_file *m)
70 {
71 uint pvid, svid, phid1;
72
73 pvid = mfspr(SPRN_PVR);
74 svid = mfspr(SPRN_SVR);
75
76 seq_printf(m, "Vendor\t\t: RPC Electronics STx\n");
77 seq_printf(m, "PVR\t\t: 0x%x\n", pvid);
78 seq_printf(m, "SVR\t\t: 0x%x\n", svid);
79
80 /* Display cpu Pll setting */
81 phid1 = mfspr(SPRN_HID1);
82 seq_printf(m, "PLL setting\t: 0x%x\n", ((phid1 >> 24) & 0x3f));
83 }
84
85 machine_arch_initcall(stx_gp3, mpc85xx_common_publish_devices);
86
87 /*
88 * Called very early, device-tree isn't unflattened
89 */
90 static int __init stx_gp3_probe(void)
91 {
92 return of_machine_is_compatible("stx,gp3-8560");
93 }
94
95 define_machine(stx_gp3) {
96 .name = "STX GP3",
97 .probe = stx_gp3_probe,
98 .setup_arch = stx_gp3_setup_arch,
99 .init_IRQ = stx_gp3_pic_init,
100 .show_cpuinfo = stx_gp3_show_cpuinfo,
101 .get_irq = mpic_get_irq,
102 .calibrate_decr = generic_calibrate_decr,
103 .progress = udbg_progress,
104 };