2 * S390 low-level entry points.
4 * Copyright IBM Corp. 1999, 2012
5 * Author(s): Martin Schwidefsky (schwidefsky@de.ibm.com),
6 * Hartmut Penner (hp@de.ibm.com),
7 * Denis Joseph Barrow (djbarrow@de.ibm.com,barrow_dj@yahoo.com),
8 * Heiko Carstens <heiko.carstens@de.ibm.com>
11 #include <linux/init.h>
12 #include <linux/linkage.h>
13 #include <asm/processor.h>
14 #include <asm/cache.h>
15 #include <asm/errno.h>
16 #include <asm/ptrace.h>
17 #include <asm/thread_info.h>
18 #include <asm/asm-offsets.h>
19 #include <asm/unistd.h>
23 #include <asm/vx-insn.h>
24 #include <asm/setup.h>
26 #include <asm/export.h>
29 __PT_R1 = __PT_GPRS + 8
30 __PT_R2 = __PT_GPRS + 16
31 __PT_R3 = __PT_GPRS + 24
32 __PT_R4 = __PT_GPRS + 32
33 __PT_R5 = __PT_GPRS + 40
34 __PT_R6 = __PT_GPRS + 48
35 __PT_R7 = __PT_GPRS + 56
36 __PT_R8 = __PT_GPRS + 64
37 __PT_R9 = __PT_GPRS + 72
38 __PT_R10 = __PT_GPRS + 80
39 __PT_R11 = __PT_GPRS + 88
40 __PT_R12 = __PT_GPRS + 96
41 __PT_R13 = __PT_GPRS + 104
42 __PT_R14 = __PT_GPRS + 112
43 __PT_R15 = __PT_GPRS + 120
45 STACK_SHIFT = PAGE_SHIFT + THREAD_SIZE_ORDER
46 STACK_SIZE = 1 << STACK_SHIFT
47 STACK_INIT = STACK_SIZE - STACK_FRAME_OVERHEAD - __PT_SIZE
49 _TIF_WORK = (_TIF_SIGPENDING | _TIF_NOTIFY_RESUME | _TIF_NEED_RESCHED | \
50 _TIF_UPROBE | _TIF_GUARDED_STORAGE)
51 _TIF_TRACE = (_TIF_SYSCALL_TRACE | _TIF_SYSCALL_AUDIT | _TIF_SECCOMP | \
52 _TIF_SYSCALL_TRACEPOINT)
53 _CIF_WORK = (_CIF_MCCK_PENDING | _CIF_ASCE_PRIMARY | \
54 _CIF_ASCE_SECONDARY | _CIF_FPU)
55 _PIF_WORK = (_PIF_PER_TRAP)
57 #define BASED(name) name-cleanup_critical(%r13)
60 #ifdef CONFIG_TRACE_IRQFLAGS
62 brasl %r14,trace_hardirqs_on_caller
67 #ifdef CONFIG_TRACE_IRQFLAGS
69 brasl %r14,trace_hardirqs_off_caller
73 .macro LOCKDEP_SYS_EXIT
75 tm __PT_PSW+1(%r11),0x01 # returning to user ?
77 brasl %r14,lockdep_sys_exit
81 .macro CHECK_STACK stacksize,savearea
82 #ifdef CONFIG_CHECK_STACK
83 tml %r15,\stacksize - CONFIG_STACK_GUARD
89 .macro SWITCH_ASYNC savearea,timer
90 tmhh %r8,0x0001 # interrupting from user ?
93 slg %r14,BASED(.Lcritical_start)
94 clg %r14,BASED(.Lcritical_length)
96 lghi %r11,\savearea # inside critical section, do cleanup
97 brasl %r14,cleanup_critical
98 tmhh %r8,0x0001 # retest problem state after cleanup
100 0: lg %r14,__LC_ASYNC_STACK # are we already on the async stack?
102 srag %r14,%r14,STACK_SHIFT
104 CHECK_STACK 1<<STACK_SHIFT,\savearea
105 aghi %r15,-(STACK_FRAME_OVERHEAD + __PT_SIZE)
107 1: UPDATE_VTIME %r14,%r15,\timer
108 2: lg %r15,__LC_ASYNC_STACK # load async stack
109 3: la %r11,STACK_FRAME_OVERHEAD(%r15)
112 .macro UPDATE_VTIME w1,w2,enter_timer
113 lg \w1,__LC_EXIT_TIMER
114 lg \w2,__LC_LAST_UPDATE_TIMER
116 slg \w2,__LC_EXIT_TIMER
117 alg \w1,__LC_USER_TIMER
118 alg \w2,__LC_SYSTEM_TIMER
119 stg \w1,__LC_USER_TIMER
120 stg \w2,__LC_SYSTEM_TIMER
121 mvc __LC_LAST_UPDATE_TIMER(8),\enter_timer
125 stg %r8,__LC_RETURN_PSW
126 ni __LC_RETURN_PSW,0xbf
131 #ifdef CONFIG_HAVE_MARCH_Z9_109_FEATURES
132 .insn s,0xb27c0000,\savearea # store clock fast
134 .insn s,0xb2050000,\savearea # store clock
139 * The TSTMSK macro generates a test-under-mask instruction by
140 * calculating the memory offset for the specified mask value.
141 * Mask value can be any constant. The macro shifts the mask
142 * value to calculate the memory offset for the test-under-mask
145 .macro TSTMSK addr, mask, size=8, bytepos=0
146 .if (\bytepos < \size) && (\mask >> 8)
148 .error "Mask exceeds byte boundary"
150 TSTMSK \addr, "(\mask >> 8)", \size, "(\bytepos + 1)"
154 .error "Mask must not be zero"
156 off = \size - \bytepos - 1
160 .section .kprobes.text, "ax"
163 * This nop exists only in order to avoid that __switch_to starts at
164 * the beginning of the kprobes text section. In that case we would
165 * have several symbols at the same address. E.g. objdump would take
166 * an arbitrary symbol name when disassembling this code.
167 * With the added nop in between the __switch_to symbol is unique
173 * Scheduler resume function, called by switch_to
174 * gpr2 = (task_struct *) prev
175 * gpr3 = (task_struct *) next
180 stmg %r6,%r15,__SF_GPRS(%r15) # store gprs of prev task
182 aghi %r1,__TASK_thread # thread_struct of prev task
183 lg %r5,__TASK_stack(%r3) # start of kernel stack of next
184 stg %r15,__THREAD_ksp(%r1) # store kernel stack of prev
186 aghi %r1,__TASK_thread # thread_struct of next task
188 aghi %r15,STACK_INIT # end of kernel stack of next
189 stg %r3,__LC_CURRENT # store task struct of next
190 stg %r15,__LC_KERNEL_STACK # store end of kernel stack
191 lg %r15,__THREAD_ksp(%r1) # load kernel stack of next
192 mvc __LC_CURRENT_PID(4,%r0),__TASK_pid(%r3) # store pid of next
193 lmg %r6,%r15,__SF_GPRS(%r15) # load gprs of next task
194 TSTMSK __LC_MACHINE_FLAGS,MACHINE_FLAG_LPP
196 .insn s,0xb2800000,__LC_LPP # set program parameter
201 #if IS_ENABLED(CONFIG_KVM)
203 * sie64a calling convention:
204 * %r2 pointer to sie control block
205 * %r3 guest register save area
208 stmg %r6,%r14,__SF_GPRS(%r15) # save kernel registers
209 stg %r2,__SF_EMPTY(%r15) # save control block pointer
210 stg %r3,__SF_EMPTY+8(%r15) # save guest register save area
211 xc __SF_EMPTY+16(8,%r15),__SF_EMPTY+16(%r15) # reason code = 0
212 TSTMSK __LC_CPU_FLAGS,_CIF_FPU # load guest fp/vx registers ?
213 jno .Lsie_load_guest_gprs
214 brasl %r14,load_fpu_regs # load guest fp/vx regs
215 .Lsie_load_guest_gprs:
216 lmg %r0,%r13,0(%r3) # load guest gprs 0-13
217 lg %r14,__LC_GMAP # get gmap pointer
220 lctlg %c1,%c1,__GMAP_ASCE(%r14) # load primary asce
222 lg %r14,__SF_EMPTY(%r15) # get control block pointer
223 oi __SIE_PROG0C+3(%r14),1 # we are going into SIE now
224 tm __SIE_PROG20+3(%r14),3 # last exit...
226 TSTMSK __LC_CPU_FLAGS,_CIF_FPU
227 jo .Lsie_skip # exit if fp/vx regs changed
230 ni __SIE_PROG0C+3(%r14),0xfe # no longer in SIE
231 lctlg %c1,%c1,__LC_USER_ASCE # load primary asce
233 # some program checks are suppressing. C code (e.g. do_protection_exception)
234 # will rewind the PSW by the ILC, which is 4 bytes in case of SIE. Other
235 # instructions between sie64a and .Lsie_done should not cause program
236 # interrupts. So lets use a nop (47 00 00 00) as a landing pad.
237 # See also .Lcleanup_sie
242 lg %r14,__SF_EMPTY+8(%r15) # load guest register save area
243 stmg %r0,%r13,0(%r14) # save guest gprs 0-13
244 lmg %r6,%r14,__SF_GPRS(%r15) # restore kernel registers
245 lg %r2,__SF_EMPTY+16(%r15) # return exit reason code
249 stg %r14,__SF_EMPTY+16(%r15) # set exit reason code
252 EX_TABLE(.Lrewind_pad,.Lsie_fault)
253 EX_TABLE(sie_exit,.Lsie_fault)
254 EXPORT_SYMBOL(sie64a)
255 EXPORT_SYMBOL(sie_exit)
259 * SVC interrupt handler routine. System calls are synchronous events and
260 * are executed with interrupts enabled.
264 stpt __LC_SYNC_ENTER_TIMER
266 stmg %r8,%r15,__LC_SAVE_AREA_SYNC
268 lghi %r13,__TASK_thread
269 lghi %r14,_PIF_SYSCALL
271 lg %r15,__LC_KERNEL_STACK
272 la %r11,STACK_FRAME_OVERHEAD(%r15) # pointer to pt_regs
274 UPDATE_VTIME %r8,%r9,__LC_SYNC_ENTER_TIMER
275 stmg %r0,%r7,__PT_R0(%r11)
276 mvc __PT_R8(64,%r11),__LC_SAVE_AREA_SYNC
277 mvc __PT_PSW(16,%r11),__LC_SVC_OLD_PSW
278 mvc __PT_INT_CODE(4,%r11),__LC_SVC_ILC
279 stg %r14,__PT_FLAGS(%r11)
281 # load address of system call table
282 lg %r10,__THREAD_sysc_table(%r13,%r12)
283 llgh %r8,__PT_INT_CODE+2(%r11)
284 slag %r8,%r8,2 # shift and test for svc 0
286 # svc 0: system call number in %r1
287 llgfr %r1,%r1 # clear high word in r1
290 sth %r1,__PT_INT_CODE+2(%r11)
293 xc __SF_BACKCHAIN(8,%r15),__SF_BACKCHAIN(%r15)
294 stg %r2,__PT_ORIG_GPR2(%r11)
295 stg %r7,STACK_FRAME_OVERHEAD(%r15)
296 lgf %r9,0(%r8,%r10) # get system call add.
297 TSTMSK __TI_flags(%r12),_TIF_TRACE
299 basr %r14,%r9 # call sys_xxxx
300 stg %r2,__PT_R2(%r11) # store return value
305 TSTMSK __PT_FLAGS(%r11),_PIF_WORK
307 TSTMSK __TI_flags(%r12),_TIF_WORK
308 jnz .Lsysc_work # check for work
309 TSTMSK __LC_CPU_FLAGS,_CIF_WORK
312 lg %r14,__LC_VDSO_PER_CPU
313 lmg %r0,%r10,__PT_R0(%r11)
314 mvc __LC_RETURN_PSW(16),__PT_PSW(%r11)
316 mvc __VDSO_ECTG_BASE(16,%r14),__LC_EXIT_TIMER
317 lmg %r11,%r15,__PT_R11(%r11)
318 lpswe __LC_RETURN_PSW
322 # One of the work bits is on. Find out which one.
325 TSTMSK __LC_CPU_FLAGS,_CIF_MCCK_PENDING
326 jo .Lsysc_mcck_pending
327 TSTMSK __TI_flags(%r12),_TIF_NEED_RESCHED
329 #ifdef CONFIG_UPROBES
330 TSTMSK __TI_flags(%r12),_TIF_UPROBE
331 jo .Lsysc_uprobe_notify
333 TSTMSK __TI_flags(%r12),_TIF_GUARDED_STORAGE
334 jo .Lsysc_guarded_storage
335 TSTMSK __PT_FLAGS(%r11),_PIF_PER_TRAP
337 TSTMSK __TI_flags(%r12),_TIF_SIGPENDING
339 TSTMSK __TI_flags(%r12),_TIF_NOTIFY_RESUME
340 jo .Lsysc_notify_resume
341 TSTMSK __LC_CPU_FLAGS,_CIF_FPU
343 TSTMSK __LC_CPU_FLAGS,(_CIF_ASCE_PRIMARY|_CIF_ASCE_SECONDARY)
345 j .Lsysc_return # beware of critical section cleanup
348 # _TIF_NEED_RESCHED is set, call schedule
351 larl %r14,.Lsysc_return
355 # _CIF_MCCK_PENDING is set, call handler
358 larl %r14,.Lsysc_return
359 jg s390_handle_mcck # TIF bit will be cleared by handler
362 # _CIF_ASCE_PRIMARY and/or CIF_ASCE_SECONDARY set, load user space asce
365 ni __LC_CPU_FLAGS+7,255-_CIF_ASCE_PRIMARY
366 lctlg %c1,%c1,__LC_USER_ASCE # load primary asce
367 TSTMSK __LC_CPU_FLAGS,_CIF_ASCE_SECONDARY
369 larl %r14,.Lsysc_return
373 # CIF_FPU is set, restore floating-point controls and floating-point registers.
376 larl %r14,.Lsysc_return
380 # _TIF_SIGPENDING is set, call do_signal
383 lgr %r2,%r11 # pass pointer to pt_regs
385 TSTMSK __PT_FLAGS(%r11),_PIF_SYSCALL
388 lghi %r13,__TASK_thread
389 lmg %r2,%r7,__PT_R2(%r11) # load svc arguments
390 lghi %r1,0 # svc 0 returns -ENOSYS
394 # _TIF_NOTIFY_RESUME is set, call do_notify_resume
396 .Lsysc_notify_resume:
397 lgr %r2,%r11 # pass pointer to pt_regs
398 larl %r14,.Lsysc_return
402 # _TIF_UPROBE is set, call uprobe_notify_resume
404 #ifdef CONFIG_UPROBES
405 .Lsysc_uprobe_notify:
406 lgr %r2,%r11 # pass pointer to pt_regs
407 larl %r14,.Lsysc_return
408 jg uprobe_notify_resume
412 # _TIF_GUARDED_STORAGE is set, call guarded_storage_load
414 .Lsysc_guarded_storage:
415 lgr %r2,%r11 # pass pointer to pt_regs
416 larl %r14,.Lsysc_return
420 # _PIF_PER_TRAP is set, call do_per_trap
423 ni __PT_FLAGS+7(%r11),255-_PIF_PER_TRAP
424 lgr %r2,%r11 # pass pointer to pt_regs
425 larl %r14,.Lsysc_return
429 # call tracehook_report_syscall_entry/tracehook_report_syscall_exit before
430 # and after the system call
433 lgr %r2,%r11 # pass pointer to pt_regs
435 llgh %r0,__PT_INT_CODE+2(%r11)
436 stg %r0,__PT_R2(%r11)
437 brasl %r14,do_syscall_trace_enter
444 lmg %r3,%r7,__PT_R3(%r11)
445 stg %r7,STACK_FRAME_OVERHEAD(%r15)
446 lg %r2,__PT_ORIG_GPR2(%r11)
447 basr %r14,%r9 # call sys_xxx
448 stg %r2,__PT_R2(%r11) # store return value
450 TSTMSK __TI_flags(%r12),_TIF_TRACE
452 lgr %r2,%r11 # pass pointer to pt_regs
453 larl %r14,.Lsysc_return
454 jg do_syscall_trace_exit
457 # a new process exits the kernel with ret_from_fork
460 la %r11,STACK_FRAME_OVERHEAD(%r15)
462 brasl %r14,schedule_tail
464 ssm __LC_SVC_NEW_PSW # reenable interrupts
465 tm __PT_PSW+1(%r11),0x01 # forking a kernel thread ?
467 # it's a kernel thread
468 lmg %r9,%r10,__PT_R9(%r11) # load gprs
469 ENTRY(kernel_thread_starter)
475 * Program check handler routine
478 ENTRY(pgm_check_handler)
479 stpt __LC_SYNC_ENTER_TIMER
480 stmg %r8,%r15,__LC_SAVE_AREA_SYNC
481 lg %r10,__LC_LAST_BREAK
483 larl %r13,cleanup_critical
484 lmg %r8,%r9,__LC_PGM_OLD_PSW
485 tmhh %r8,0x0001 # test problem state bit
486 jnz 2f # -> fault in user space
487 #if IS_ENABLED(CONFIG_KVM)
488 # cleanup critical section for sie64a
490 slg %r14,BASED(.Lsie_critical_start)
491 clg %r14,BASED(.Lsie_critical_length)
493 brasl %r14,.Lcleanup_sie
495 0: tmhh %r8,0x4000 # PER bit set in old PSW ?
496 jnz 1f # -> enabled, can't be a double fault
497 tm __LC_PGM_ILC+3,0x80 # check for per exception
498 jnz .Lpgm_svcper # -> single stepped svc
499 1: CHECK_STACK STACK_SIZE,__LC_SAVE_AREA_SYNC
500 aghi %r15,-(STACK_FRAME_OVERHEAD + __PT_SIZE)
502 2: UPDATE_VTIME %r14,%r15,__LC_SYNC_ENTER_TIMER
503 lg %r15,__LC_KERNEL_STACK
505 aghi %r14,__TASK_thread # pointer to thread_struct
506 lghi %r13,__LC_PGM_TDB
507 tm __LC_PGM_ILC+2,0x02 # check for transaction abort
509 mvc __THREAD_trap_tdb(256,%r14),0(%r13)
510 3: stg %r10,__THREAD_last_break(%r14)
511 4: la %r11,STACK_FRAME_OVERHEAD(%r15)
512 stmg %r0,%r7,__PT_R0(%r11)
513 mvc __PT_R8(64,%r11),__LC_SAVE_AREA_SYNC
514 stmg %r8,%r9,__PT_PSW(%r11)
515 mvc __PT_INT_CODE(4,%r11),__LC_PGM_ILC
516 mvc __PT_INT_PARM_LONG(8,%r11),__LC_TRANS_EXC_CODE
517 xc __PT_FLAGS(8,%r11),__PT_FLAGS(%r11)
518 stg %r10,__PT_ARGS(%r11)
519 tm __LC_PGM_ILC+3,0x80 # check for per exception
521 tmhh %r8,0x0001 # kernel per event ?
523 oi __PT_FLAGS+7(%r11),_PIF_PER_TRAP
524 mvc __THREAD_per_address(8,%r14),__LC_PER_ADDRESS
525 mvc __THREAD_per_cause(2,%r14),__LC_PER_CODE
526 mvc __THREAD_per_paid(1,%r14),__LC_PER_ACCESS_ID
528 xc __SF_BACKCHAIN(8,%r15),__SF_BACKCHAIN(%r15)
529 larl %r1,pgm_check_table
530 llgh %r10,__PT_INT_CODE+2(%r11)
534 lgf %r1,0(%r10,%r1) # load address of handler routine
535 lgr %r2,%r11 # pass pointer to pt_regs
536 basr %r14,%r1 # branch to interrupt-handler
539 tm __PT_PSW+1(%r11),0x01 # returning to user ?
541 TSTMSK __PT_FLAGS(%r11),_PIF_SYSCALL
546 # PER event in supervisor state, must be kprobes
550 xc __SF_BACKCHAIN(8,%r15),__SF_BACKCHAIN(%r15)
551 lgr %r2,%r11 # pass pointer to pt_regs
552 brasl %r14,do_per_trap
556 # single stepped system call
559 mvc __LC_RETURN_PSW(8),__LC_SVC_NEW_PSW
560 lghi %r13,__TASK_thread
562 stg %r14,__LC_RETURN_PSW+8
563 lghi %r14,_PIF_SYSCALL | _PIF_PER_TRAP
564 lpswe __LC_RETURN_PSW # branch to .Lsysc_per and enable irqs
567 * IO interrupt handler routine
569 ENTRY(io_int_handler)
571 stpt __LC_ASYNC_ENTER_TIMER
572 stmg %r8,%r15,__LC_SAVE_AREA_ASYNC
574 larl %r13,cleanup_critical
575 lmg %r8,%r9,__LC_IO_OLD_PSW
576 SWITCH_ASYNC __LC_SAVE_AREA_ASYNC,__LC_ASYNC_ENTER_TIMER
577 stmg %r0,%r7,__PT_R0(%r11)
578 mvc __PT_R8(64,%r11),__LC_SAVE_AREA_ASYNC
579 stmg %r8,%r9,__PT_PSW(%r11)
580 mvc __PT_INT_CODE(12,%r11),__LC_SUBCHANNEL_ID
581 xc __PT_FLAGS(8,%r11),__PT_FLAGS(%r11)
582 TSTMSK __LC_CPU_FLAGS,_CIF_IGNORE_IRQ
585 xc __SF_BACKCHAIN(8,%r15),__SF_BACKCHAIN(%r15)
587 lgr %r2,%r11 # pass pointer to pt_regs
588 lghi %r3,IO_INTERRUPT
589 tm __PT_INT_CODE+8(%r11),0x80 # adapter interrupt ?
591 lghi %r3,THIN_INTERRUPT
594 TSTMSK __LC_MACHINE_FLAGS,MACHINE_FLAG_LPAR
598 mvc __PT_INT_CODE(12,%r11),__LC_SUBCHANNEL_ID
604 TSTMSK __TI_flags(%r12),_TIF_WORK
605 jnz .Lio_work # there is work to do (signals etc.)
606 TSTMSK __LC_CPU_FLAGS,_CIF_WORK
609 lg %r14,__LC_VDSO_PER_CPU
610 lmg %r0,%r10,__PT_R0(%r11)
611 mvc __LC_RETURN_PSW(16),__PT_PSW(%r11)
613 mvc __VDSO_ECTG_BASE(16,%r14),__LC_EXIT_TIMER
614 lmg %r11,%r15,__PT_R11(%r11)
615 lpswe __LC_RETURN_PSW
619 # There is work todo, find out in which context we have been interrupted:
620 # 1) if we return to user space we can do all _TIF_WORK work
621 # 2) if we return to kernel code and kvm is enabled check if we need to
622 # modify the psw to leave SIE
623 # 3) if we return to kernel code and preemptive scheduling is enabled check
624 # the preemption counter and if it is zero call preempt_schedule_irq
625 # Before any work can be done, a switch to the kernel stack is required.
628 tm __PT_PSW+1(%r11),0x01 # returning to user ?
629 jo .Lio_work_user # yes -> do resched & signal
630 #ifdef CONFIG_PREEMPT
631 # check for preemptive scheduling
632 icm %r0,15,__LC_PREEMPT_COUNT
633 jnz .Lio_restore # preemption is disabled
634 TSTMSK __TI_flags(%r12),_TIF_NEED_RESCHED
636 # switch to kernel stack
637 lg %r1,__PT_R15(%r11)
638 aghi %r1,-(STACK_FRAME_OVERHEAD + __PT_SIZE)
639 mvc STACK_FRAME_OVERHEAD(__PT_SIZE,%r1),0(%r11)
640 xc __SF_BACKCHAIN(8,%r1),__SF_BACKCHAIN(%r1)
641 la %r11,STACK_FRAME_OVERHEAD(%r1)
643 # TRACE_IRQS_ON already done at .Lio_return, call
644 # TRACE_IRQS_OFF to keep things symmetrical
646 brasl %r14,preempt_schedule_irq
653 # Need to do work before returning to userspace, switch to kernel stack
656 lg %r1,__LC_KERNEL_STACK
657 mvc STACK_FRAME_OVERHEAD(__PT_SIZE,%r1),0(%r11)
658 xc __SF_BACKCHAIN(8,%r1),__SF_BACKCHAIN(%r1)
659 la %r11,STACK_FRAME_OVERHEAD(%r1)
663 # One of the work bits is on. Find out which one.
666 TSTMSK __LC_CPU_FLAGS,_CIF_MCCK_PENDING
668 TSTMSK __TI_flags(%r12),_TIF_NEED_RESCHED
670 TSTMSK __TI_flags(%r12),_TIF_SIGPENDING
672 TSTMSK __TI_flags(%r12),_TIF_NOTIFY_RESUME
673 jo .Lio_notify_resume
674 TSTMSK __TI_flags(%r12),_TIF_GUARDED_STORAGE
675 jo .Lio_guarded_storage
676 TSTMSK __LC_CPU_FLAGS,_CIF_FPU
678 TSTMSK __LC_CPU_FLAGS,(_CIF_ASCE_PRIMARY|_CIF_ASCE_SECONDARY)
680 j .Lio_return # beware of critical section cleanup
683 # _CIF_MCCK_PENDING is set, call handler
686 # TRACE_IRQS_ON already done at .Lio_return
687 brasl %r14,s390_handle_mcck # TIF bit will be cleared by handler
692 # _CIF_ASCE_PRIMARY and/or CIF_ASCE_SECONDARY set, load user space asce
695 ni __LC_CPU_FLAGS+7,255-_CIF_ASCE_PRIMARY
696 lctlg %c1,%c1,__LC_USER_ASCE # load primary asce
697 TSTMSK __LC_CPU_FLAGS,_CIF_ASCE_SECONDARY
699 larl %r14,.Lio_return
703 # CIF_FPU is set, restore floating-point controls and floating-point registers.
706 larl %r14,.Lio_return
710 # _TIF_GUARDED_STORAGE is set, call guarded_storage_load
712 .Lio_guarded_storage:
713 # TRACE_IRQS_ON already done at .Lio_return
714 ssm __LC_SVC_NEW_PSW # reenable interrupts
715 lgr %r2,%r11 # pass pointer to pt_regs
716 brasl %r14,gs_load_bc_cb
717 ssm __LC_PGM_NEW_PSW # disable I/O and ext. interrupts
722 # _TIF_NEED_RESCHED is set, call schedule
725 # TRACE_IRQS_ON already done at .Lio_return
726 ssm __LC_SVC_NEW_PSW # reenable interrupts
727 brasl %r14,schedule # call scheduler
728 ssm __LC_PGM_NEW_PSW # disable I/O and ext. interrupts
733 # _TIF_SIGPENDING or is set, call do_signal
736 # TRACE_IRQS_ON already done at .Lio_return
737 ssm __LC_SVC_NEW_PSW # reenable interrupts
738 lgr %r2,%r11 # pass pointer to pt_regs
740 ssm __LC_PGM_NEW_PSW # disable I/O and ext. interrupts
745 # _TIF_NOTIFY_RESUME or is set, call do_notify_resume
748 # TRACE_IRQS_ON already done at .Lio_return
749 ssm __LC_SVC_NEW_PSW # reenable interrupts
750 lgr %r2,%r11 # pass pointer to pt_regs
751 brasl %r14,do_notify_resume
752 ssm __LC_PGM_NEW_PSW # disable I/O and ext. interrupts
757 * External interrupt handler routine
759 ENTRY(ext_int_handler)
761 stpt __LC_ASYNC_ENTER_TIMER
762 stmg %r8,%r15,__LC_SAVE_AREA_ASYNC
764 larl %r13,cleanup_critical
765 lmg %r8,%r9,__LC_EXT_OLD_PSW
766 SWITCH_ASYNC __LC_SAVE_AREA_ASYNC,__LC_ASYNC_ENTER_TIMER
767 stmg %r0,%r7,__PT_R0(%r11)
768 mvc __PT_R8(64,%r11),__LC_SAVE_AREA_ASYNC
769 stmg %r8,%r9,__PT_PSW(%r11)
770 lghi %r1,__LC_EXT_PARAMS2
771 mvc __PT_INT_CODE(4,%r11),__LC_EXT_CPU_ADDR
772 mvc __PT_INT_PARM(4,%r11),__LC_EXT_PARAMS
773 mvc __PT_INT_PARM_LONG(8,%r11),0(%r1)
774 xc __PT_FLAGS(8,%r11),__PT_FLAGS(%r11)
775 TSTMSK __LC_CPU_FLAGS,_CIF_IGNORE_IRQ
778 xc __SF_BACKCHAIN(8,%r15),__SF_BACKCHAIN(%r15)
779 lgr %r2,%r11 # pass pointer to pt_regs
780 lghi %r3,EXT_INTERRUPT
785 * Load idle PSW. The second "half" of this function is in .Lcleanup_idle.
788 stg %r3,__SF_EMPTY(%r15)
789 larl %r1,.Lpsw_idle_lpsw+4
790 stg %r1,__SF_EMPTY+8(%r15)
792 larl %r1,smp_cpu_mtid
796 .insn rsy,0xeb0000000017,%r1,5,__SF_EMPTY+16(%r15)
799 oi __LC_CPU_FLAGS+7,_CIF_ENABLED_WAIT
800 STCK __CLOCK_IDLE_ENTER(%r2)
801 stpt __TIMER_IDLE_ENTER(%r2)
803 lpswe __SF_EMPTY(%r15)
808 * Store floating-point controls and floating-point or vector register
809 * depending whether the vector facility is available. A critical section
810 * cleanup assures that the registers are stored even if interrupted for
811 * some other work. The CIF_FPU flag is set to trigger a lazy restore
812 * of the register contents at return from io or a system call.
816 aghi %r2,__TASK_thread
817 TSTMSK __LC_CPU_FLAGS,_CIF_FPU
819 stfpc __THREAD_FPU_fpc(%r2)
820 lg %r3,__THREAD_FPU_regs(%r2)
821 TSTMSK __LC_MACHINE_FLAGS,MACHINE_FLAG_VX
822 jz .Lsave_fpu_regs_fp # no -> store FP regs
823 VSTM %v0,%v15,0,%r3 # vstm 0,15,0(3)
824 VSTM %v16,%v31,256,%r3 # vstm 16,31,256(3)
825 j .Lsave_fpu_regs_done # -> set CIF_FPU flag
843 .Lsave_fpu_regs_done:
844 oi __LC_CPU_FLAGS+7,_CIF_FPU
847 #if IS_ENABLED(CONFIG_KVM)
848 EXPORT_SYMBOL(save_fpu_regs)
852 * Load floating-point controls and floating-point or vector registers.
853 * A critical section cleanup assures that the register contents are
854 * loaded even if interrupted for some other work.
856 * There are special calling conventions to fit into sysc and io return work:
857 * %r15: <kernel stack>
858 * The function requires:
863 aghi %r4,__TASK_thread
864 TSTMSK __LC_CPU_FLAGS,_CIF_FPU
866 lfpc __THREAD_FPU_fpc(%r4)
867 TSTMSK __LC_MACHINE_FLAGS,MACHINE_FLAG_VX
868 lg %r4,__THREAD_FPU_regs(%r4) # %r4 <- reg save area
869 jz .Lload_fpu_regs_fp # -> no VX, load FP regs
871 VLM %v16,%v31,256,%r4
872 j .Lload_fpu_regs_done
890 .Lload_fpu_regs_done:
891 ni __LC_CPU_FLAGS+7,255-_CIF_FPU
898 * Machine check handler routines
900 ENTRY(mcck_int_handler)
902 la %r1,4095 # revalidate r1
903 spt __LC_CPU_TIMER_SAVE_AREA-4095(%r1) # revalidate cpu timer
904 lmg %r0,%r15,__LC_GPREGS_SAVE_AREA-4095(%r1)# revalidate gprs
906 larl %r13,cleanup_critical
907 lmg %r8,%r9,__LC_MCK_OLD_PSW
908 TSTMSK __LC_MCCK_CODE,MCCK_CODE_SYSTEM_DAMAGE
909 jo .Lmcck_panic # yes -> rest of mcck code invalid
910 lghi %r14,__LC_CPU_TIMER_SAVE_AREA
911 mvc __LC_MCCK_ENTER_TIMER(8),0(%r14)
912 TSTMSK __LC_MCCK_CODE,MCCK_CODE_CPU_TIMER_VALID
914 la %r14,__LC_SYNC_ENTER_TIMER
915 clc 0(8,%r14),__LC_ASYNC_ENTER_TIMER
917 la %r14,__LC_ASYNC_ENTER_TIMER
918 0: clc 0(8,%r14),__LC_EXIT_TIMER
920 la %r14,__LC_EXIT_TIMER
921 1: clc 0(8,%r14),__LC_LAST_UPDATE_TIMER
923 la %r14,__LC_LAST_UPDATE_TIMER
925 mvc __LC_MCCK_ENTER_TIMER(8),0(%r14)
926 3: TSTMSK __LC_MCCK_CODE,(MCCK_CODE_PSW_MWP_VALID|MCCK_CODE_PSW_IA_VALID)
927 jno .Lmcck_panic # no -> skip cleanup critical
928 SWITCH_ASYNC __LC_GPREGS_SAVE_AREA+64,__LC_MCCK_ENTER_TIMER
930 lghi %r14,__LC_GPREGS_SAVE_AREA+64
931 stmg %r0,%r7,__PT_R0(%r11)
932 mvc __PT_R8(64,%r11),0(%r14)
933 stmg %r8,%r9,__PT_PSW(%r11)
934 xc __PT_FLAGS(8,%r11),__PT_FLAGS(%r11)
935 xc __SF_BACKCHAIN(8,%r15),__SF_BACKCHAIN(%r15)
936 lgr %r2,%r11 # pass pointer to pt_regs
937 brasl %r14,s390_do_machine_check
938 tm __PT_PSW+1(%r11),0x01 # returning to user ?
940 lg %r1,__LC_KERNEL_STACK # switch to kernel stack
941 mvc STACK_FRAME_OVERHEAD(__PT_SIZE,%r1),0(%r11)
942 xc __SF_BACKCHAIN(8,%r1),__SF_BACKCHAIN(%r1)
943 la %r11,STACK_FRAME_OVERHEAD(%r1)
945 ssm __LC_PGM_NEW_PSW # turn dat on, keep irqs off
946 TSTMSK __LC_CPU_FLAGS,_CIF_MCCK_PENDING
949 brasl %r14,s390_handle_mcck
952 lg %r14,__LC_VDSO_PER_CPU
953 lmg %r0,%r10,__PT_R0(%r11)
954 mvc __LC_RETURN_MCCK_PSW(16),__PT_PSW(%r11) # move return PSW
955 tm __LC_RETURN_MCCK_PSW+1,0x01 # returning to user ?
958 mvc __VDSO_ECTG_BASE(16,%r14),__LC_EXIT_TIMER
959 0: lmg %r11,%r15,__PT_R11(%r11)
960 lpswe __LC_RETURN_MCCK_PSW
963 lg %r15,__LC_PANIC_STACK
964 la %r11,STACK_FRAME_OVERHEAD(%r15)
968 # PSW restart interrupt handler
970 ENTRY(restart_int_handler)
971 TSTMSK __LC_MACHINE_FLAGS,MACHINE_FLAG_LPP
973 .insn s,0xb2800000,__LC_LPP
974 0: stg %r15,__LC_SAVE_AREA_RESTART
975 lg %r15,__LC_RESTART_STACK
976 aghi %r15,-__PT_SIZE # create pt_regs on stack
977 xc 0(__PT_SIZE,%r15),0(%r15)
978 stmg %r0,%r14,__PT_R0(%r15)
979 mvc __PT_R15(8,%r15),__LC_SAVE_AREA_RESTART
980 mvc __PT_PSW(16,%r15),__LC_RST_OLD_PSW # store restart old psw
981 aghi %r15,-STACK_FRAME_OVERHEAD # create stack frame on stack
982 xc 0(STACK_FRAME_OVERHEAD,%r15),0(%r15)
983 lg %r1,__LC_RESTART_FN # load fn, parm & source cpu
984 lg %r2,__LC_RESTART_DATA
985 lg %r3,__LC_RESTART_SOURCE
986 ltgr %r3,%r3 # test source cpu address
987 jm 1f # negative -> skip source stop
988 0: sigp %r4,%r3,SIGP_SENSE # sigp sense to source cpu
989 brc 10,0b # wait for status stored
990 1: basr %r14,%r1 # call function
991 stap __SF_EMPTY(%r15) # store cpu address
992 llgh %r3,__SF_EMPTY(%r15)
993 2: sigp %r4,%r3,SIGP_STOP # sigp stop to current cpu
997 .section .kprobes.text, "ax"
999 #ifdef CONFIG_CHECK_STACK
1001 * The synchronous or the asynchronous stack overflowed. We are dead.
1002 * No need to properly save the registers, we are going to panic anyway.
1003 * Setup a pt_regs so that show_trace can provide a good call trace.
1006 lg %r15,__LC_PANIC_STACK # change to panic stack
1007 la %r11,STACK_FRAME_OVERHEAD(%r15)
1008 stmg %r0,%r7,__PT_R0(%r11)
1009 stmg %r8,%r9,__PT_PSW(%r11)
1010 mvc __PT_R8(64,%r11),0(%r14)
1011 stg %r10,__PT_ORIG_GPR2(%r11) # store last break to orig_gpr2
1012 xc __SF_BACKCHAIN(8,%r15),__SF_BACKCHAIN(%r15)
1013 lgr %r2,%r11 # pass pointer to pt_regs
1014 jg kernel_stack_overflow
1018 #if IS_ENABLED(CONFIG_KVM)
1019 clg %r9,BASED(.Lcleanup_table_sie) # .Lsie_gmap
1021 clg %r9,BASED(.Lcleanup_table_sie+8)# .Lsie_done
1024 clg %r9,BASED(.Lcleanup_table) # system_call
1026 clg %r9,BASED(.Lcleanup_table+8) # .Lsysc_do_svc
1027 jl .Lcleanup_system_call
1028 clg %r9,BASED(.Lcleanup_table+16) # .Lsysc_tif
1030 clg %r9,BASED(.Lcleanup_table+24) # .Lsysc_restore
1031 jl .Lcleanup_sysc_tif
1032 clg %r9,BASED(.Lcleanup_table+32) # .Lsysc_done
1033 jl .Lcleanup_sysc_restore
1034 clg %r9,BASED(.Lcleanup_table+40) # .Lio_tif
1036 clg %r9,BASED(.Lcleanup_table+48) # .Lio_restore
1038 clg %r9,BASED(.Lcleanup_table+56) # .Lio_done
1039 jl .Lcleanup_io_restore
1040 clg %r9,BASED(.Lcleanup_table+64) # psw_idle
1042 clg %r9,BASED(.Lcleanup_table+72) # .Lpsw_idle_end
1044 clg %r9,BASED(.Lcleanup_table+80) # save_fpu_regs
1046 clg %r9,BASED(.Lcleanup_table+88) # .Lsave_fpu_regs_end
1047 jl .Lcleanup_save_fpu_regs
1048 clg %r9,BASED(.Lcleanup_table+96) # load_fpu_regs
1050 clg %r9,BASED(.Lcleanup_table+104) # .Lload_fpu_regs_end
1051 jl .Lcleanup_load_fpu_regs
1059 .quad .Lsysc_restore
1065 .quad .Lpsw_idle_end
1067 .quad .Lsave_fpu_regs_end
1069 .quad .Lload_fpu_regs_end
1071 #if IS_ENABLED(CONFIG_KVM)
1072 .Lcleanup_table_sie:
1077 lg %r9,__SF_EMPTY(%r15) # get control block pointer
1078 ni __SIE_PROG0C+3(%r9),0xfe # no longer in SIE
1079 lctlg %c1,%c1,__LC_USER_ASCE # load primary asce
1080 larl %r9,sie_exit # skip forward to sie_exit
1084 .Lcleanup_system_call:
1085 # check if stpt has been executed
1086 clg %r9,BASED(.Lcleanup_system_call_insn)
1088 mvc __LC_SYNC_ENTER_TIMER(8),__LC_ASYNC_ENTER_TIMER
1089 cghi %r11,__LC_SAVE_AREA_ASYNC
1091 mvc __LC_SYNC_ENTER_TIMER(8),__LC_MCCK_ENTER_TIMER
1092 0: # check if stmg has been executed
1093 clg %r9,BASED(.Lcleanup_system_call_insn+8)
1095 mvc __LC_SAVE_AREA_SYNC(64),0(%r11)
1096 0: # check if base register setup + TIF bit load has been done
1097 clg %r9,BASED(.Lcleanup_system_call_insn+16)
1099 # set up saved register r12 task struct pointer
1101 # set up saved register r13 __TASK_thread offset
1102 mvc 40(8,%r11),BASED(.Lcleanup_system_call_const)
1103 0: # check if the user time update has been done
1104 clg %r9,BASED(.Lcleanup_system_call_insn+24)
1106 lg %r15,__LC_EXIT_TIMER
1107 slg %r15,__LC_SYNC_ENTER_TIMER
1108 alg %r15,__LC_USER_TIMER
1109 stg %r15,__LC_USER_TIMER
1110 0: # check if the system time update has been done
1111 clg %r9,BASED(.Lcleanup_system_call_insn+32)
1113 lg %r15,__LC_LAST_UPDATE_TIMER
1114 slg %r15,__LC_EXIT_TIMER
1115 alg %r15,__LC_SYSTEM_TIMER
1116 stg %r15,__LC_SYSTEM_TIMER
1117 0: # update accounting time stamp
1118 mvc __LC_LAST_UPDATE_TIMER(8),__LC_SYNC_ENTER_TIMER
1119 # set up saved register r11
1120 lg %r15,__LC_KERNEL_STACK
1121 la %r9,STACK_FRAME_OVERHEAD(%r15)
1122 stg %r9,24(%r11) # r11 pt_regs pointer
1124 mvc __PT_R8(64,%r9),__LC_SAVE_AREA_SYNC
1125 stmg %r0,%r7,__PT_R0(%r9)
1126 mvc __PT_PSW(16,%r9),__LC_SVC_OLD_PSW
1127 mvc __PT_INT_CODE(4,%r9),__LC_SVC_ILC
1128 xc __PT_FLAGS(8,%r9),__PT_FLAGS(%r9)
1129 mvi __PT_FLAGS+7(%r9),_PIF_SYSCALL
1130 # setup saved register r15
1131 stg %r15,56(%r11) # r15 stack pointer
1132 # set new psw address and exit
1133 larl %r9,.Lsysc_do_svc
1135 .Lcleanup_system_call_insn:
1139 .quad .Lsysc_vtime+36
1140 .quad .Lsysc_vtime+42
1141 .Lcleanup_system_call_const:
1148 .Lcleanup_sysc_restore:
1149 clg %r9,BASED(.Lcleanup_sysc_restore_insn)
1151 lg %r9,24(%r11) # get saved pointer to pt_regs
1152 mvc __LC_RETURN_PSW(16),__PT_PSW(%r9)
1153 mvc 0(64,%r11),__PT_R8(%r9)
1154 lmg %r0,%r7,__PT_R0(%r9)
1155 0: lmg %r8,%r9,__LC_RETURN_PSW
1157 .Lcleanup_sysc_restore_insn:
1158 .quad .Lsysc_done - 4
1164 .Lcleanup_io_restore:
1165 clg %r9,BASED(.Lcleanup_io_restore_insn)
1167 lg %r9,24(%r11) # get saved r11 pointer to pt_regs
1168 mvc __LC_RETURN_PSW(16),__PT_PSW(%r9)
1169 mvc 0(64,%r11),__PT_R8(%r9)
1170 lmg %r0,%r7,__PT_R0(%r9)
1171 0: lmg %r8,%r9,__LC_RETURN_PSW
1173 .Lcleanup_io_restore_insn:
1177 ni __LC_CPU_FLAGS+7,255-_CIF_ENABLED_WAIT
1178 # copy interrupt clock & cpu timer
1179 mvc __CLOCK_IDLE_EXIT(8,%r2),__LC_INT_CLOCK
1180 mvc __TIMER_IDLE_EXIT(8,%r2),__LC_ASYNC_ENTER_TIMER
1181 cghi %r11,__LC_SAVE_AREA_ASYNC
1183 mvc __CLOCK_IDLE_EXIT(8,%r2),__LC_MCCK_CLOCK
1184 mvc __TIMER_IDLE_EXIT(8,%r2),__LC_MCCK_ENTER_TIMER
1185 0: # check if stck & stpt have been executed
1186 clg %r9,BASED(.Lcleanup_idle_insn)
1188 mvc __CLOCK_IDLE_ENTER(8,%r2),__CLOCK_IDLE_EXIT(%r2)
1189 mvc __TIMER_IDLE_ENTER(8,%r2),__TIMER_IDLE_EXIT(%r2)
1190 1: # calculate idle cycles
1192 clg %r9,BASED(.Lcleanup_idle_insn)
1194 larl %r1,smp_cpu_mtid
1198 .insn rsy,0xeb0000000017,%r1,5,__SF_EMPTY+80(%r15)
1200 ag %r3,__LC_PERCPU_OFFSET
1201 la %r4,__SF_EMPTY+16(%r15)
1210 3: # account system time going idle
1211 lg %r9,__LC_STEAL_TIMER
1212 alg %r9,__CLOCK_IDLE_ENTER(%r2)
1213 slg %r9,__LC_LAST_UPDATE_CLOCK
1214 stg %r9,__LC_STEAL_TIMER
1215 mvc __LC_LAST_UPDATE_CLOCK(8),__CLOCK_IDLE_EXIT(%r2)
1216 lg %r9,__LC_SYSTEM_TIMER
1217 alg %r9,__LC_LAST_UPDATE_TIMER
1218 slg %r9,__TIMER_IDLE_ENTER(%r2)
1219 stg %r9,__LC_SYSTEM_TIMER
1220 mvc __LC_LAST_UPDATE_TIMER(8),__TIMER_IDLE_EXIT(%r2)
1221 # prepare return psw
1222 nihh %r8,0xfcfd # clear irq & wait state bits
1223 lg %r9,48(%r11) # return from psw_idle
1225 .Lcleanup_idle_insn:
1226 .quad .Lpsw_idle_lpsw
1228 .Lcleanup_save_fpu_regs:
1229 larl %r9,save_fpu_regs
1232 .Lcleanup_load_fpu_regs:
1233 larl %r9,load_fpu_regs
1241 .quad .L__critical_start
1243 .quad .L__critical_end - .L__critical_start
1244 #if IS_ENABLED(CONFIG_KVM)
1245 .Lsie_critical_start:
1247 .Lsie_critical_length:
1248 .quad .Lsie_done - .Lsie_gmap
1251 .section .rodata, "a"
1252 #define SYSCALL(esame,emu) .long esame
1253 .globl sys_call_table
1255 #include "syscalls.S"
1258 #ifdef CONFIG_COMPAT
1260 #define SYSCALL(esame,emu) .long emu
1261 .globl sys_call_table_emu
1263 #include "syscalls.S"