]> git.proxmox.com Git - mirror_ubuntu-zesty-kernel.git/blob - arch/sparc64/kernel/time.c
projects / mirror_ubuntu-zesty-kernel.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
[SPARC64]: Fix sparc64 build errors when CONFIG_PCI=n.
[mirror_ubuntu-zesty-kernel.git] / arch / sparc64 / kernel / time.c
1 /* $Id: time.c,v 1.42 2002/01/23 14:33:55 davem Exp $
2 * time.c: UltraSparc timer and TOD clock support.
3 *
4 * Copyright (C) 1997 David S. Miller (davem@caip.rutgers.edu)
5 * Copyright (C) 1998 Eddie C. Dost (ecd@skynet.be)
6 *
7 * Based largely on code which is:
8 *
9 * Copyright (C) 1996 Thomas K. Dyas (tdyas@eden.rutgers.edu)
10 */
11
12 #include <linux/errno.h>
13 #include <linux/module.h>
14 #include <linux/sched.h>
15 #include <linux/kernel.h>
16 #include <linux/param.h>
17 #include <linux/string.h>
18 #include <linux/mm.h>
19 #include <linux/interrupt.h>
20 #include <linux/time.h>
21 #include <linux/timex.h>
22 #include <linux/init.h>
23 #include <linux/ioport.h>
24 #include <linux/mc146818rtc.h>
25 #include <linux/delay.h>
26 #include <linux/profile.h>
27 #include <linux/bcd.h>
28 #include <linux/jiffies.h>
29 #include <linux/cpufreq.h>
30 #include <linux/percpu.h>
31 #include <linux/profile.h>
32 #include <linux/miscdevice.h>
33 #include <linux/rtc.h>
34
35 #include <asm/oplib.h>
36 #include <asm/mostek.h>
37 #include <asm/timer.h>
38 #include <asm/irq.h>
39 #include <asm/io.h>
40 #include <asm/prom.h>
41 #include <asm/of_device.h>
42 #include <asm/starfire.h>
43 #include <asm/smp.h>
44 #include <asm/sections.h>
45 #include <asm/cpudata.h>
46 #include <asm/uaccess.h>
47 #include <asm/prom.h>
48
49 DEFINE_SPINLOCK(mostek_lock);
50 DEFINE_SPINLOCK(rtc_lock);
51 void __iomem *mstk48t02_regs = NULL;
52 #ifdef CONFIG_PCI
53 unsigned long ds1287_regs = 0UL;
54 #endif
55
56 extern unsigned long wall_jiffies;
57
58 static void __iomem *mstk48t08_regs;
59 static void __iomem *mstk48t59_regs;
60
61 static int set_rtc_mmss(unsigned long);
62
63 #define TICK_PRIV_BIT (1UL << 63)
64
65 #ifdef CONFIG_SMP
66 unsigned long profile_pc(struct pt_regs *regs)
67 {
68 unsigned long pc = instruction_pointer(regs);
69
70 if (in_lock_functions(pc))
71 return regs->u_regs[UREG_RETPC];
72 return pc;
73 }
74 EXPORT_SYMBOL(profile_pc);
75 #endif
76
77 static void tick_disable_protection(void)
78 {
79 /* Set things up so user can access tick register for profiling
80 * purposes. Also workaround BB_ERRATA_1 by doing a dummy
81 * read back of %tick after writing it.
82 */
83 __asm__ __volatile__(
84 " ba,pt %%xcc, 1f\n"
85 " nop\n"
86 " .align 64\n"
87 "1: rd %%tick, %%g2\n"
88 " add %%g2, 6, %%g2\n"
89 " andn %%g2, %0, %%g2\n"
90 " wrpr %%g2, 0, %%tick\n"
91 " rdpr %%tick, %%g0"
92 : /* no outputs */
93 : "r" (TICK_PRIV_BIT)
94 : "g2");
95 }
96
97 static void tick_init_tick(unsigned long offset)
98 {
99 tick_disable_protection();
100
101 __asm__ __volatile__(
102 " rd %%tick, %%g1\n"
103 " andn %%g1, %1, %%g1\n"
104 " ba,pt %%xcc, 1f\n"
105 " add %%g1, %0, %%g1\n"
106 " .align 64\n"
107 "1: wr %%g1, 0x0, %%tick_cmpr\n"
108 " rd %%tick_cmpr, %%g0"
109 : /* no outputs */
110 : "r" (offset), "r" (TICK_PRIV_BIT)
111 : "g1");
112 }
113
114 static unsigned long tick_get_tick(void)
115 {
116 unsigned long ret;
117
118 __asm__ __volatile__("rd %%tick, %0\n\t"
119 "mov %0, %0"
120 : "=r" (ret));
121
122 return ret & ~TICK_PRIV_BIT;
123 }
124
125 static unsigned long tick_get_compare(void)
126 {
127 unsigned long ret;
128
129 __asm__ __volatile__("rd %%tick_cmpr, %0\n\t"
130 "mov %0, %0"
131 : "=r" (ret));
132
133 return ret;
134 }
135
136 static unsigned long tick_add_compare(unsigned long adj)
137 {
138 unsigned long new_compare;
139
140 /* Workaround for Spitfire Errata (#54 I think??), I discovered
141 * this via Sun BugID 4008234, mentioned in Solaris-2.5.1 patch
142 * number 103640.
143 *
144 * On Blackbird writes to %tick_cmpr can fail, the
145 * workaround seems to be to execute the wr instruction
146 * at the start of an I-cache line, and perform a dummy
147 * read back from %tick_cmpr right after writing to it. -DaveM
148 */
149 __asm__ __volatile__("rd %%tick_cmpr, %0\n\t"
150 "ba,pt %%xcc, 1f\n\t"
151 " add %0, %1, %0\n\t"
152 ".align 64\n"
153 "1:\n\t"
154 "wr %0, 0, %%tick_cmpr\n\t"
155 "rd %%tick_cmpr, %%g0"
156 : "=&r" (new_compare)
157 : "r" (adj));
158
159 return new_compare;
160 }
161
162 static unsigned long tick_add_tick(unsigned long adj, unsigned long offset)
163 {
164 unsigned long new_tick, tmp;
165
166 /* Also need to handle Blackbird bug here too. */
167 __asm__ __volatile__("rd %%tick, %0\n\t"
168 "add %0, %2, %0\n\t"
169 "wrpr %0, 0, %%tick\n\t"
170 "andn %0, %4, %1\n\t"
171 "ba,pt %%xcc, 1f\n\t"
172 " add %1, %3, %1\n\t"
173 ".align 64\n"
174 "1:\n\t"
175 "wr %1, 0, %%tick_cmpr\n\t"
176 "rd %%tick_cmpr, %%g0"
177 : "=&r" (new_tick), "=&r" (tmp)
178 : "r" (adj), "r" (offset), "r" (TICK_PRIV_BIT));
179
180 return new_tick;
181 }
182
183 static struct sparc64_tick_ops tick_operations __read_mostly = {
184 .init_tick = tick_init_tick,
185 .get_tick = tick_get_tick,
186 .get_compare = tick_get_compare,
187 .add_tick = tick_add_tick,
188 .add_compare = tick_add_compare,
189 .softint_mask = 1UL << 0,
190 };
191
192 struct sparc64_tick_ops *tick_ops __read_mostly = &tick_operations;
193
194 static void stick_init_tick(unsigned long offset)
195 {
196 /* Writes to the %tick and %stick register are not
197 * allowed on sun4v. The Hypervisor controls that
198 * bit, per-strand.
199 */
200 if (tlb_type != hypervisor) {
201 tick_disable_protection();
202
203 /* Let the user get at STICK too. */
204 __asm__ __volatile__(
205 " rd %%asr24, %%g2\n"
206 " andn %%g2, %0, %%g2\n"
207 " wr %%g2, 0, %%asr24"
208 : /* no outputs */
209 : "r" (TICK_PRIV_BIT)
210 : "g1", "g2");
211 }
212
213 __asm__ __volatile__(
214 " rd %%asr24, %%g1\n"
215 " andn %%g1, %1, %%g1\n"
216 " add %%g1, %0, %%g1\n"
217 " wr %%g1, 0x0, %%asr25"
218 : /* no outputs */
219 : "r" (offset), "r" (TICK_PRIV_BIT)
220 : "g1");
221 }
222
223 static unsigned long stick_get_tick(void)
224 {
225 unsigned long ret;
226
227 __asm__ __volatile__("rd %%asr24, %0"
228 : "=r" (ret));
229
230 return ret & ~TICK_PRIV_BIT;
231 }
232
233 static unsigned long stick_get_compare(void)
234 {
235 unsigned long ret;
236
237 __asm__ __volatile__("rd %%asr25, %0"
238 : "=r" (ret));
239
240 return ret;
241 }
242
243 static unsigned long stick_add_tick(unsigned long adj, unsigned long offset)
244 {
245 unsigned long new_tick, tmp;
246
247 __asm__ __volatile__("rd %%asr24, %0\n\t"
248 "add %0, %2, %0\n\t"
249 "wr %0, 0, %%asr24\n\t"
250 "andn %0, %4, %1\n\t"
251 "add %1, %3, %1\n\t"
252 "wr %1, 0, %%asr25"
253 : "=&r" (new_tick), "=&r" (tmp)
254 : "r" (adj), "r" (offset), "r" (TICK_PRIV_BIT));
255
256 return new_tick;
257 }
258
259 static unsigned long stick_add_compare(unsigned long adj)
260 {
261 unsigned long new_compare;
262
263 __asm__ __volatile__("rd %%asr25, %0\n\t"
264 "add %0, %1, %0\n\t"
265 "wr %0, 0, %%asr25"
266 : "=&r" (new_compare)
267 : "r" (adj));
268
269 return new_compare;
270 }
271
272 static struct sparc64_tick_ops stick_operations __read_mostly = {
273 .init_tick = stick_init_tick,
274 .get_tick = stick_get_tick,
275 .get_compare = stick_get_compare,
276 .add_tick = stick_add_tick,
277 .add_compare = stick_add_compare,
278 .softint_mask = 1UL << 16,
279 };
280
281 /* On Hummingbird the STICK/STICK_CMPR register is implemented
282 * in I/O space. There are two 64-bit registers each, the
283 * first holds the low 32-bits of the value and the second holds
284 * the high 32-bits.
285 *
286 * Since STICK is constantly updating, we have to access it carefully.
287 *
288 * The sequence we use to read is:
289 * 1) read high
290 * 2) read low
291 * 3) read high again, if it rolled re-read both low and high again.
292 *
293 * Writing STICK safely is also tricky:
294 * 1) write low to zero
295 * 2) write high
296 * 3) write low
297 */
298 #define HBIRD_STICKCMP_ADDR 0x1fe0000f060UL
299 #define HBIRD_STICK_ADDR 0x1fe0000f070UL
300
301 static unsigned long __hbird_read_stick(void)
302 {
303 unsigned long ret, tmp1, tmp2, tmp3;
304 unsigned long addr = HBIRD_STICK_ADDR+8;
305
306 __asm__ __volatile__("ldxa [%1] %5, %2\n"
307 "1:\n\t"
308 "sub %1, 0x8, %1\n\t"
309 "ldxa [%1] %5, %3\n\t"
310 "add %1, 0x8, %1\n\t"
311 "ldxa [%1] %5, %4\n\t"
312 "cmp %4, %2\n\t"
313 "bne,a,pn %%xcc, 1b\n\t"
314 " mov %4, %2\n\t"
315 "sllx %4, 32, %4\n\t"
316 "or %3, %4, %0\n\t"
317 : "=&r" (ret), "=&r" (addr),
318 "=&r" (tmp1), "=&r" (tmp2), "=&r" (tmp3)
319 : "i" (ASI_PHYS_BYPASS_EC_E), "1" (addr));
320
321 return ret;
322 }
323
324 static unsigned long __hbird_read_compare(void)
325 {
326 unsigned long low, high;
327 unsigned long addr = HBIRD_STICKCMP_ADDR;
328
329 __asm__ __volatile__("ldxa [%2] %3, %0\n\t"
330 "add %2, 0x8, %2\n\t"
331 "ldxa [%2] %3, %1"
332 : "=&r" (low), "=&r" (high), "=&r" (addr)
333 : "i" (ASI_PHYS_BYPASS_EC_E), "2" (addr));
334
335 return (high << 32UL) | low;
336 }
337
338 static void __hbird_write_stick(unsigned long val)
339 {
340 unsigned long low = (val & 0xffffffffUL);
341 unsigned long high = (val >> 32UL);
342 unsigned long addr = HBIRD_STICK_ADDR;
343
344 __asm__ __volatile__("stxa %%g0, [%0] %4\n\t"
345 "add %0, 0x8, %0\n\t"
346 "stxa %3, [%0] %4\n\t"
347 "sub %0, 0x8, %0\n\t"
348 "stxa %2, [%0] %4"
349 : "=&r" (addr)
350 : "0" (addr), "r" (low), "r" (high),
351 "i" (ASI_PHYS_BYPASS_EC_E));
352 }
353
354 static void __hbird_write_compare(unsigned long val)
355 {
356 unsigned long low = (val & 0xffffffffUL);
357 unsigned long high = (val >> 32UL);
358 unsigned long addr = HBIRD_STICKCMP_ADDR + 0x8UL;
359
360 __asm__ __volatile__("stxa %3, [%0] %4\n\t"
361 "sub %0, 0x8, %0\n\t"
362 "stxa %2, [%0] %4"
363 : "=&r" (addr)
364 : "0" (addr), "r" (low), "r" (high),
365 "i" (ASI_PHYS_BYPASS_EC_E));
366 }
367
368 static void hbtick_init_tick(unsigned long offset)
369 {
370 unsigned long val;
371
372 tick_disable_protection();
373
374 /* XXX This seems to be necessary to 'jumpstart' Hummingbird
375 * XXX into actually sending STICK interrupts. I think because
376 * XXX of how we store %tick_cmpr in head.S this somehow resets the
377 * XXX {TICK + STICK} interrupt mux. -DaveM
378 */
379 __hbird_write_stick(__hbird_read_stick());
380
381 val = __hbird_read_stick() & ~TICK_PRIV_BIT;
382 __hbird_write_compare(val + offset);
383 }
384
385 static unsigned long hbtick_get_tick(void)
386 {
387 return __hbird_read_stick() & ~TICK_PRIV_BIT;
388 }
389
390 static unsigned long hbtick_get_compare(void)
391 {
392 return __hbird_read_compare();
393 }
394
395 static unsigned long hbtick_add_tick(unsigned long adj, unsigned long offset)
396 {
397 unsigned long val;
398
399 val = __hbird_read_stick() + adj;
400 __hbird_write_stick(val);
401
402 val &= ~TICK_PRIV_BIT;
403 __hbird_write_compare(val + offset);
404
405 return val;
406 }
407
408 static unsigned long hbtick_add_compare(unsigned long adj)
409 {
410 unsigned long val = __hbird_read_compare() + adj;
411
412 val &= ~TICK_PRIV_BIT;
413 __hbird_write_compare(val);
414
415 return val;
416 }
417
418 static struct sparc64_tick_ops hbtick_operations __read_mostly = {
419 .init_tick = hbtick_init_tick,
420 .get_tick = hbtick_get_tick,
421 .get_compare = hbtick_get_compare,
422 .add_tick = hbtick_add_tick,
423 .add_compare = hbtick_add_compare,
424 .softint_mask = 1UL << 0,
425 };
426
427 /* timer_interrupt() needs to keep up the real-time clock,
428 * as well as call the "do_timer()" routine every clocktick
429 *
430 * NOTE: On SUN5 systems the ticker interrupt comes in using 2
431 * interrupts, one at level14 and one with softint bit 0.
432 */
433 unsigned long timer_tick_offset __read_mostly;
434
435 static unsigned long timer_ticks_per_nsec_quotient __read_mostly;
436
437 #define TICK_SIZE (tick_nsec / 1000)
438
439 static inline void timer_check_rtc(void)
440 {
441 /* last time the cmos clock got updated */
442 static long last_rtc_update;
443
444 /* Determine when to update the Mostek clock. */
445 if (ntp_synced() &&
446 xtime.tv_sec > last_rtc_update + 660 &&
447 (xtime.tv_nsec / 1000) >= 500000 - ((unsigned) TICK_SIZE) / 2 &&
448 (xtime.tv_nsec / 1000) <= 500000 + ((unsigned) TICK_SIZE) / 2) {
449 if (set_rtc_mmss(xtime.tv_sec) == 0)
450 last_rtc_update = xtime.tv_sec;
451 else
452 last_rtc_update = xtime.tv_sec - 600;
453 /* do it again in 60 s */
454 }
455 }
456
457 irqreturn_t timer_interrupt(int irq, void *dev_id, struct pt_regs * regs)
458 {
459 unsigned long ticks, compare, pstate;
460
461 write_seqlock(&xtime_lock);
462
463 do {
464 #ifndef CONFIG_SMP
465 profile_tick(CPU_PROFILING, regs);
466 update_process_times(user_mode(regs));
467 #endif
468 do_timer(regs);
469
470 /* Guarantee that the following sequences execute
471 * uninterrupted.
472 */
473 __asm__ __volatile__("rdpr %%pstate, %0\n\t"
474 "wrpr %0, %1, %%pstate"
475 : "=r" (pstate)
476 : "i" (PSTATE_IE));
477
478 compare = tick_ops->add_compare(timer_tick_offset);
479 ticks = tick_ops->get_tick();
480
481 /* Restore PSTATE_IE. */
482 __asm__ __volatile__("wrpr %0, 0x0, %%pstate"
483 : /* no outputs */
484 : "r" (pstate));
485 } while (time_after_eq(ticks, compare));
486
487 timer_check_rtc();
488
489 write_sequnlock(&xtime_lock);
490
491 return IRQ_HANDLED;
492 }
493
494 #ifdef CONFIG_SMP
495 void timer_tick_interrupt(struct pt_regs *regs)
496 {
497 write_seqlock(&xtime_lock);
498
499 do_timer(regs);
500
501 timer_check_rtc();
502
503 write_sequnlock(&xtime_lock);
504 }
505 #endif
506
507 /* Kick start a stopped clock (procedure from the Sun NVRAM/hostid FAQ). */
508 static void __init kick_start_clock(void)
509 {
510 void __iomem *regs = mstk48t02_regs;
511 u8 sec, tmp;
512 int i, count;
513
514 prom_printf("CLOCK: Clock was stopped. Kick start ");
515
516 spin_lock_irq(&mostek_lock);
517
518 /* Turn on the kick start bit to start the oscillator. */
519 tmp = mostek_read(regs + MOSTEK_CREG);
520 tmp |= MSTK_CREG_WRITE;
521 mostek_write(regs + MOSTEK_CREG, tmp);
522 tmp = mostek_read(regs + MOSTEK_SEC);
523 tmp &= ~MSTK_STOP;
524 mostek_write(regs + MOSTEK_SEC, tmp);
525 tmp = mostek_read(regs + MOSTEK_HOUR);
526 tmp |= MSTK_KICK_START;
527 mostek_write(regs + MOSTEK_HOUR, tmp);
528 tmp = mostek_read(regs + MOSTEK_CREG);
529 tmp &= ~MSTK_CREG_WRITE;
530 mostek_write(regs + MOSTEK_CREG, tmp);
531
532 spin_unlock_irq(&mostek_lock);
533
534 /* Delay to allow the clock oscillator to start. */
535 sec = MSTK_REG_SEC(regs);
536 for (i = 0; i < 3; i++) {
537 while (sec == MSTK_REG_SEC(regs))
538 for (count = 0; count < 100000; count++)
539 /* nothing */ ;
540 prom_printf(".");
541 sec = MSTK_REG_SEC(regs);
542 }
543 prom_printf("\n");
544
545 spin_lock_irq(&mostek_lock);
546
547 /* Turn off kick start and set a "valid" time and date. */
548 tmp = mostek_read(regs + MOSTEK_CREG);
549 tmp |= MSTK_CREG_WRITE;
550 mostek_write(regs + MOSTEK_CREG, tmp);
551 tmp = mostek_read(regs + MOSTEK_HOUR);
552 tmp &= ~MSTK_KICK_START;
553 mostek_write(regs + MOSTEK_HOUR, tmp);
554 MSTK_SET_REG_SEC(regs,0);
555 MSTK_SET_REG_MIN(regs,0);
556 MSTK_SET_REG_HOUR(regs,0);
557 MSTK_SET_REG_DOW(regs,5);
558 MSTK_SET_REG_DOM(regs,1);
559 MSTK_SET_REG_MONTH(regs,8);
560 MSTK_SET_REG_YEAR(regs,1996 - MSTK_YEAR_ZERO);
561 tmp = mostek_read(regs + MOSTEK_CREG);
562 tmp &= ~MSTK_CREG_WRITE;
563 mostek_write(regs + MOSTEK_CREG, tmp);
564
565 spin_unlock_irq(&mostek_lock);
566
567 /* Ensure the kick start bit is off. If it isn't, turn it off. */
568 while (mostek_read(regs + MOSTEK_HOUR) & MSTK_KICK_START) {
569 prom_printf("CLOCK: Kick start still on!\n");
570
571 spin_lock_irq(&mostek_lock);
572
573 tmp = mostek_read(regs + MOSTEK_CREG);
574 tmp |= MSTK_CREG_WRITE;
575 mostek_write(regs + MOSTEK_CREG, tmp);
576
577 tmp = mostek_read(regs + MOSTEK_HOUR);
578 tmp &= ~MSTK_KICK_START;
579 mostek_write(regs + MOSTEK_HOUR, tmp);
580
581 tmp = mostek_read(regs + MOSTEK_CREG);
582 tmp &= ~MSTK_CREG_WRITE;
583 mostek_write(regs + MOSTEK_CREG, tmp);
584
585 spin_unlock_irq(&mostek_lock);
586 }
587
588 prom_printf("CLOCK: Kick start procedure successful.\n");
589 }
590
591 /* Return nonzero if the clock chip battery is low. */
592 static int __init has_low_battery(void)
593 {
594 void __iomem *regs = mstk48t02_regs;
595 u8 data1, data2;
596
597 spin_lock_irq(&mostek_lock);
598
599 data1 = mostek_read(regs + MOSTEK_EEPROM); /* Read some data. */
600 mostek_write(regs + MOSTEK_EEPROM, ~data1); /* Write back the complement. */
601 data2 = mostek_read(regs + MOSTEK_EEPROM); /* Read back the complement. */
602 mostek_write(regs + MOSTEK_EEPROM, data1); /* Restore original value. */
603
604 spin_unlock_irq(&mostek_lock);
605
606 return (data1 == data2); /* Was the write blocked? */
607 }
608
609 /* Probe for the real time clock chip. */
610 static void __init set_system_time(void)
611 {
612 unsigned int year, mon, day, hour, min, sec;
613 void __iomem *mregs = mstk48t02_regs;
614 #ifdef CONFIG_PCI
615 unsigned long dregs = ds1287_regs;
616 #else
617 unsigned long dregs = 0UL;
618 #endif
619 u8 tmp;
620
621 if (!mregs && !dregs) {
622 prom_printf("Something wrong, clock regs not mapped yet.\n");
623 prom_halt();
624 }
625
626 if (mregs) {
627 spin_lock_irq(&mostek_lock);
628
629 /* Traditional Mostek chip. */
630 tmp = mostek_read(mregs + MOSTEK_CREG);
631 tmp |= MSTK_CREG_READ;
632 mostek_write(mregs + MOSTEK_CREG, tmp);
633
634 sec = MSTK_REG_SEC(mregs);
635 min = MSTK_REG_MIN(mregs);
636 hour = MSTK_REG_HOUR(mregs);
637 day = MSTK_REG_DOM(mregs);
638 mon = MSTK_REG_MONTH(mregs);
639 year = MSTK_CVT_YEAR( MSTK_REG_YEAR(mregs) );
640 } else {
641 /* Dallas 12887 RTC chip. */
642
643 do {
644 sec = CMOS_READ(RTC_SECONDS);
645 min = CMOS_READ(RTC_MINUTES);
646 hour = CMOS_READ(RTC_HOURS);
647 day = CMOS_READ(RTC_DAY_OF_MONTH);
648 mon = CMOS_READ(RTC_MONTH);
649 year = CMOS_READ(RTC_YEAR);
650 } while (sec != CMOS_READ(RTC_SECONDS));
651
652 if (!(CMOS_READ(RTC_CONTROL) & RTC_DM_BINARY) || RTC_ALWAYS_BCD) {
653 BCD_TO_BIN(sec);
654 BCD_TO_BIN(min);
655 BCD_TO_BIN(hour);
656 BCD_TO_BIN(day);
657 BCD_TO_BIN(mon);
658 BCD_TO_BIN(year);
659 }
660 if ((year += 1900) < 1970)
661 year += 100;
662 }
663
664 xtime.tv_sec = mktime(year, mon, day, hour, min, sec);
665 xtime.tv_nsec = (INITIAL_JIFFIES % HZ) * (NSEC_PER_SEC / HZ);
666 set_normalized_timespec(&wall_to_monotonic,
667 -xtime.tv_sec, -xtime.tv_nsec);
668
669 if (mregs) {
670 tmp = mostek_read(mregs + MOSTEK_CREG);
671 tmp &= ~MSTK_CREG_READ;
672 mostek_write(mregs + MOSTEK_CREG, tmp);
673
674 spin_unlock_irq(&mostek_lock);
675 }
676 }
677
678 /* davem suggests we keep this within the 4M locked kernel image */
679 static u32 starfire_get_time(void)
680 {
681 static char obp_gettod[32];
682 static u32 unix_tod;
683
684 sprintf(obp_gettod, "h# %08x unix-gettod",
685 (unsigned int) (long) &unix_tod);
686 prom_feval(obp_gettod);
687
688 return unix_tod;
689 }
690
691 static int starfire_set_time(u32 val)
692 {
693 /* Do nothing, time is set using the service processor
694 * console on this platform.
695 */
696 return 0;
697 }
698
699 static u32 hypervisor_get_time(void)
700 {
701 register unsigned long func asm("%o5");
702 register unsigned long arg0 asm("%o0");
703 register unsigned long arg1 asm("%o1");
704 int retries = 10000;
705
706 retry:
707 func = HV_FAST_TOD_GET;
708 arg0 = 0;
709 arg1 = 0;
710 __asm__ __volatile__("ta %6"
711 : "=&r" (func), "=&r" (arg0), "=&r" (arg1)
712 : "0" (func), "1" (arg0), "2" (arg1),
713 "i" (HV_FAST_TRAP));
714 if (arg0 == HV_EOK)
715 return arg1;
716 if (arg0 == HV_EWOULDBLOCK) {
717 if (--retries > 0) {
718 udelay(100);
719 goto retry;
720 }
721 printk(KERN_WARNING "SUN4V: tod_get() timed out.\n");
722 return 0;
723 }
724 printk(KERN_WARNING "SUN4V: tod_get() not supported.\n");
725 return 0;
726 }
727
728 static int hypervisor_set_time(u32 secs)
729 {
730 register unsigned long func asm("%o5");
731 register unsigned long arg0 asm("%o0");
732 int retries = 10000;
733
734 retry:
735 func = HV_FAST_TOD_SET;
736 arg0 = secs;
737 __asm__ __volatile__("ta %4"
738 : "=&r" (func), "=&r" (arg0)
739 : "0" (func), "1" (arg0),
740 "i" (HV_FAST_TRAP));
741 if (arg0 == HV_EOK)
742 return 0;
743 if (arg0 == HV_EWOULDBLOCK) {
744 if (--retries > 0) {
745 udelay(100);
746 goto retry;
747 }
748 printk(KERN_WARNING "SUN4V: tod_set() timed out.\n");
749 return -EAGAIN;
750 }
751 printk(KERN_WARNING "SUN4V: tod_set() not supported.\n");
752 return -EOPNOTSUPP;
753 }
754
755 static int __init clock_model_matches(char *model)
756 {
757 if (strcmp(model, "mk48t02") &&
758 strcmp(model, "mk48t08") &&
759 strcmp(model, "mk48t59") &&
760 strcmp(model, "m5819") &&
761 strcmp(model, "m5819p") &&
762 strcmp(model, "m5823") &&
763 strcmp(model, "ds1287"))
764 return 0;
765
766 return 1;
767 }
768
769 static int __devinit clock_probe(struct of_device *op, const struct of_device_id *match)
770 {
771 struct device_node *dp = op->node;
772 char *model = of_get_property(dp, "model", NULL);
773 unsigned long size, flags;
774 void __iomem *regs;
775
776 if (!model || !clock_model_matches(model))
777 return -ENODEV;
778
779 /* On an Enterprise system there can be multiple mostek clocks.
780 * We should only match the one that is on the central FHC bus.
781 */
782 if (!strcmp(dp->parent->name, "fhc") &&
783 strcmp(dp->parent->parent->name, "central") != 0)
784 return -ENODEV;
785
786 size = (op->resource[0].end - op->resource[0].start) + 1;
787 regs = of_ioremap(&op->resource[0], 0, size, "clock");
788 if (!regs)
789 return -ENOMEM;
790
791 #ifdef CONFIG_PCI
792 if (!strcmp(model, "ds1287") ||
793 !strcmp(model, "m5819") ||
794 !strcmp(model, "m5819p") ||
795 !strcmp(model, "m5823")) {
796 ds1287_regs = (unsigned long) regs;
797 } else
798 #endif
799 if (model[5] == '0' && model[6] == '2') {
800 mstk48t02_regs = regs;
801 } else if(model[5] == '0' && model[6] == '8') {
802 mstk48t08_regs = regs;
803 mstk48t02_regs = mstk48t08_regs + MOSTEK_48T08_48T02;
804 } else {
805 mstk48t59_regs = regs;
806 mstk48t02_regs = mstk48t59_regs + MOSTEK_48T59_48T02;
807 }
808
809 printk(KERN_INFO "%s: Clock regs at %p\n", dp->full_name, regs);
810
811 local_irq_save(flags);
812
813 if (mstk48t02_regs != NULL) {
814 /* Report a low battery voltage condition. */
815 if (has_low_battery())
816 prom_printf("NVRAM: Low battery voltage!\n");
817
818 /* Kick start the clock if it is completely stopped. */
819 if (mostek_read(mstk48t02_regs + MOSTEK_SEC) & MSTK_STOP)
820 kick_start_clock();
821 }
822
823 set_system_time();
824
825 local_irq_restore(flags);
826
827 return 0;
828 }
829
830 static struct of_device_id clock_match[] = {
831 {
832 .name = "eeprom",
833 },
834 {
835 .name = "rtc",
836 },
837 {},
838 };
839
840 static struct of_platform_driver clock_driver = {
841 .name = "clock",
842 .match_table = clock_match,
843 .probe = clock_probe,
844 };
845
846 static int __init clock_init(void)
847 {
848 if (this_is_starfire) {
849 xtime.tv_sec = starfire_get_time();
850 xtime.tv_nsec = (INITIAL_JIFFIES % HZ) * (NSEC_PER_SEC / HZ);
851 set_normalized_timespec(&wall_to_monotonic,
852 -xtime.tv_sec, -xtime.tv_nsec);
853 return 0;
854 }
855 if (tlb_type == hypervisor) {
856 xtime.tv_sec = hypervisor_get_time();
857 xtime.tv_nsec = (INITIAL_JIFFIES % HZ) * (NSEC_PER_SEC / HZ);
858 set_normalized_timespec(&wall_to_monotonic,
859 -xtime.tv_sec, -xtime.tv_nsec);
860 return 0;
861 }
862
863 return of_register_driver(&clock_driver, &of_bus_type);
864 }
865
866 /* Must be after subsys_initcall() so that busses are probed. Must
867 * be before device_initcall() because things like the RTC driver
868 * need to see the clock registers.
869 */
870 fs_initcall(clock_init);
871
872 /* This is gets the master TICK_INT timer going. */
873 static unsigned long sparc64_init_timers(void)
874 {
875 struct device_node *dp;
876 struct property *prop;
877 unsigned long clock;
878 #ifdef CONFIG_SMP
879 extern void smp_tick_init(void);
880 #endif
881
882 dp = of_find_node_by_path("/");
883 if (tlb_type == spitfire) {
884 unsigned long ver, manuf, impl;
885
886 __asm__ __volatile__ ("rdpr %%ver, %0"
887 : "=&r" (ver));
888 manuf = ((ver >> 48) & 0xffff);
889 impl = ((ver >> 32) & 0xffff);
890 if (manuf == 0x17 && impl == 0x13) {
891 /* Hummingbird, aka Ultra-IIe */
892 tick_ops = &hbtick_operations;
893 prop = of_find_property(dp, "stick-frequency", NULL);
894 } else {
895 tick_ops = &tick_operations;
896 cpu_find_by_instance(0, &dp, NULL);
897 prop = of_find_property(dp, "clock-frequency", NULL);
898 }
899 } else {
900 tick_ops = &stick_operations;
901 prop = of_find_property(dp, "stick-frequency", NULL);
902 }
903 clock = *(unsigned int *) prop->value;
904 timer_tick_offset = clock / HZ;
905
906 #ifdef CONFIG_SMP
907 smp_tick_init();
908 #endif
909
910 return clock;
911 }
912
913 static void sparc64_start_timers(void)
914 {
915 unsigned long pstate;
916
917 /* Guarantee that the following sequences execute
918 * uninterrupted.
919 */
920 __asm__ __volatile__("rdpr %%pstate, %0\n\t"
921 "wrpr %0, %1, %%pstate"
922 : "=r" (pstate)
923 : "i" (PSTATE_IE));
924
925 tick_ops->init_tick(timer_tick_offset);
926
927 /* Restore PSTATE_IE. */
928 __asm__ __volatile__("wrpr %0, 0x0, %%pstate"
929 : /* no outputs */
930 : "r" (pstate));
931
932 local_irq_enable();
933 }
934
935 struct freq_table {
936 unsigned long clock_tick_ref;
937 unsigned int ref_freq;
938 };
939 static DEFINE_PER_CPU(struct freq_table, sparc64_freq_table) = { 0, 0 };
940
941 unsigned long sparc64_get_clock_tick(unsigned int cpu)
942 {
943 struct freq_table *ft = &per_cpu(sparc64_freq_table, cpu);
944
945 if (ft->clock_tick_ref)
946 return ft->clock_tick_ref;
947 return cpu_data(cpu).clock_tick;
948 }
949
950 #ifdef CONFIG_CPU_FREQ
951
952 static int sparc64_cpufreq_notifier(struct notifier_block *nb, unsigned long val,
953 void *data)
954 {
955 struct cpufreq_freqs *freq = data;
956 unsigned int cpu = freq->cpu;
957 struct freq_table *ft = &per_cpu(sparc64_freq_table, cpu);
958
959 if (!ft->ref_freq) {
960 ft->ref_freq = freq->old;
961 ft->clock_tick_ref = cpu_data(cpu).clock_tick;
962 }
963 if ((val == CPUFREQ_PRECHANGE && freq->old < freq->new) ||
964 (val == CPUFREQ_POSTCHANGE && freq->old > freq->new) ||
965 (val == CPUFREQ_RESUMECHANGE)) {
966 cpu_data(cpu).clock_tick =
967 cpufreq_scale(ft->clock_tick_ref,
968 ft->ref_freq,
969 freq->new);
970 }
971
972 return 0;
973 }
974
975 static struct notifier_block sparc64_cpufreq_notifier_block = {
976 .notifier_call = sparc64_cpufreq_notifier
977 };
978
979 #endif /* CONFIG_CPU_FREQ */
980
981 static struct time_interpolator sparc64_cpu_interpolator = {
982 .source = TIME_SOURCE_CPU,
983 .shift = 16,
984 .mask = 0xffffffffffffffffLL
985 };
986
987 /* The quotient formula is taken from the IA64 port. */
988 #define SPARC64_NSEC_PER_CYC_SHIFT 30UL
989 void __init time_init(void)
990 {
991 unsigned long clock = sparc64_init_timers();
992
993 sparc64_cpu_interpolator.frequency = clock;
994 register_time_interpolator(&sparc64_cpu_interpolator);
995
996 /* Now that the interpolator is registered, it is
997 * safe to start the timer ticking.
998 */
999 sparc64_start_timers();
1000
1001 timer_ticks_per_nsec_quotient =
1002 (((NSEC_PER_SEC << SPARC64_NSEC_PER_CYC_SHIFT) +
1003 (clock / 2)) / clock);
1004
1005 #ifdef CONFIG_CPU_FREQ
1006 cpufreq_register_notifier(&sparc64_cpufreq_notifier_block,
1007 CPUFREQ_TRANSITION_NOTIFIER);
1008 #endif
1009 }
1010
1011 unsigned long long sched_clock(void)
1012 {
1013 unsigned long ticks = tick_ops->get_tick();
1014
1015 return (ticks * timer_ticks_per_nsec_quotient)
1016 >> SPARC64_NSEC_PER_CYC_SHIFT;
1017 }
1018
1019 static int set_rtc_mmss(unsigned long nowtime)
1020 {
1021 int real_seconds, real_minutes, chip_minutes;
1022 void __iomem *mregs = mstk48t02_regs;
1023 #ifdef CONFIG_PCI
1024 unsigned long dregs = ds1287_regs;
1025 #else
1026 unsigned long dregs = 0UL;
1027 #endif
1028 unsigned long flags;
1029 u8 tmp;
1030
1031 /*
1032 * Not having a register set can lead to trouble.
1033 * Also starfire doesn't have a tod clock.
1034 */
1035 if (!mregs && !dregs)
1036 return -1;
1037
1038 if (mregs) {
1039 spin_lock_irqsave(&mostek_lock, flags);
1040
1041 /* Read the current RTC minutes. */
1042 tmp = mostek_read(mregs + MOSTEK_CREG);
1043 tmp |= MSTK_CREG_READ;
1044 mostek_write(mregs + MOSTEK_CREG, tmp);
1045
1046 chip_minutes = MSTK_REG_MIN(mregs);
1047
1048 tmp = mostek_read(mregs + MOSTEK_CREG);
1049 tmp &= ~MSTK_CREG_READ;
1050 mostek_write(mregs + MOSTEK_CREG, tmp);
1051
1052 /*
1053 * since we're only adjusting minutes and seconds,
1054 * don't interfere with hour overflow. This avoids
1055 * messing with unknown time zones but requires your
1056 * RTC not to be off by more than 15 minutes
1057 */
1058 real_seconds = nowtime % 60;
1059 real_minutes = nowtime / 60;
1060 if (((abs(real_minutes - chip_minutes) + 15)/30) & 1)
1061 real_minutes += 30; /* correct for half hour time zone */
1062 real_minutes %= 60;
1063
1064 if (abs(real_minutes - chip_minutes) < 30) {
1065 tmp = mostek_read(mregs + MOSTEK_CREG);
1066 tmp |= MSTK_CREG_WRITE;
1067 mostek_write(mregs + MOSTEK_CREG, tmp);
1068
1069 MSTK_SET_REG_SEC(mregs,real_seconds);
1070 MSTK_SET_REG_MIN(mregs,real_minutes);
1071
1072 tmp = mostek_read(mregs + MOSTEK_CREG);
1073 tmp &= ~MSTK_CREG_WRITE;
1074 mostek_write(mregs + MOSTEK_CREG, tmp);
1075
1076 spin_unlock_irqrestore(&mostek_lock, flags);
1077
1078 return 0;
1079 } else {
1080 spin_unlock_irqrestore(&mostek_lock, flags);
1081
1082 return -1;
1083 }
1084 } else {
1085 int retval = 0;
1086 unsigned char save_control, save_freq_select;
1087
1088 /* Stolen from arch/i386/kernel/time.c, see there for
1089 * credits and descriptive comments.
1090 */
1091 spin_lock_irqsave(&rtc_lock, flags);
1092 save_control = CMOS_READ(RTC_CONTROL); /* tell the clock it's being set */
1093 CMOS_WRITE((save_control|RTC_SET), RTC_CONTROL);
1094
1095 save_freq_select = CMOS_READ(RTC_FREQ_SELECT); /* stop and reset prescaler */
1096 CMOS_WRITE((save_freq_select|RTC_DIV_RESET2), RTC_FREQ_SELECT);
1097
1098 chip_minutes = CMOS_READ(RTC_MINUTES);
1099 if (!(save_control & RTC_DM_BINARY) || RTC_ALWAYS_BCD)
1100 BCD_TO_BIN(chip_minutes);
1101 real_seconds = nowtime % 60;
1102 real_minutes = nowtime / 60;
1103 if (((abs(real_minutes - chip_minutes) + 15)/30) & 1)
1104 real_minutes += 30;
1105 real_minutes %= 60;
1106
1107 if (abs(real_minutes - chip_minutes) < 30) {
1108 if (!(save_control & RTC_DM_BINARY) || RTC_ALWAYS_BCD) {
1109 BIN_TO_BCD(real_seconds);
1110 BIN_TO_BCD(real_minutes);
1111 }
1112 CMOS_WRITE(real_seconds,RTC_SECONDS);
1113 CMOS_WRITE(real_minutes,RTC_MINUTES);
1114 } else {
1115 printk(KERN_WARNING
1116 "set_rtc_mmss: can't update from %d to %d\n",
1117 chip_minutes, real_minutes);
1118 retval = -1;
1119 }
1120
1121 CMOS_WRITE(save_control, RTC_CONTROL);
1122 CMOS_WRITE(save_freq_select, RTC_FREQ_SELECT);
1123 spin_unlock_irqrestore(&rtc_lock, flags);
1124
1125 return retval;
1126 }
1127 }
1128
1129 #define RTC_IS_OPEN 0x01 /* means /dev/rtc is in use */
1130 static unsigned char mini_rtc_status; /* bitmapped status byte. */
1131
1132 /* months start at 0 now */
1133 static unsigned char days_in_mo[] =
1134 {31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31};
1135
1136 #define FEBRUARY 2
1137 #define STARTOFTIME 1970
1138 #define SECDAY 86400L
1139 #define SECYR (SECDAY * 365)
1140 #define leapyear(year) ((year) % 4 == 0 && \
1141 ((year) % 100 != 0 || (year) % 400 == 0))
1142 #define days_in_year(a) (leapyear(a) ? 366 : 365)
1143 #define days_in_month(a) (month_days[(a) - 1])
1144
1145 static int month_days[12] = {
1146 31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31
1147 };
1148
1149 /*
1150 * This only works for the Gregorian calendar - i.e. after 1752 (in the UK)
1151 */
1152 static void GregorianDay(struct rtc_time * tm)
1153 {
1154 int leapsToDate;
1155 int lastYear;
1156 int day;
1157 int MonthOffset[] = { 0, 31, 59, 90, 120, 151, 181, 212, 243, 273, 304, 334 };
1158
1159 lastYear = tm->tm_year - 1;
1160
1161 /*
1162 * Number of leap corrections to apply up to end of last year
1163 */
1164 leapsToDate = lastYear / 4 - lastYear / 100 + lastYear / 400;
1165
1166 /*
1167 * This year is a leap year if it is divisible by 4 except when it is
1168 * divisible by 100 unless it is divisible by 400
1169 *
1170 * e.g. 1904 was a leap year, 1900 was not, 1996 is, and 2000 was
1171 */
1172 day = tm->tm_mon > 2 && leapyear(tm->tm_year);
1173
1174 day += lastYear*365 + leapsToDate + MonthOffset[tm->tm_mon-1] +
1175 tm->tm_mday;
1176
1177 tm->tm_wday = day % 7;
1178 }
1179
1180 static void to_tm(int tim, struct rtc_time *tm)
1181 {
1182 register int i;
1183 register long hms, day;
1184
1185 day = tim / SECDAY;
1186 hms = tim % SECDAY;
1187
1188 /* Hours, minutes, seconds are easy */
1189 tm->tm_hour = hms / 3600;
1190 tm->tm_min = (hms % 3600) / 60;
1191 tm->tm_sec = (hms % 3600) % 60;
1192
1193 /* Number of years in days */
1194 for (i = STARTOFTIME; day >= days_in_year(i); i++)
1195 day -= days_in_year(i);
1196 tm->tm_year = i;
1197
1198 /* Number of months in days left */
1199 if (leapyear(tm->tm_year))
1200 days_in_month(FEBRUARY) = 29;
1201 for (i = 1; day >= days_in_month(i); i++)
1202 day -= days_in_month(i);
1203 days_in_month(FEBRUARY) = 28;
1204 tm->tm_mon = i;
1205
1206 /* Days are what is left over (+1) from all that. */
1207 tm->tm_mday = day + 1;
1208
1209 /*
1210 * Determine the day of week
1211 */
1212 GregorianDay(tm);
1213 }
1214
1215 /* Both Starfire and SUN4V give us seconds since Jan 1st, 1970,
1216 * aka Unix time. So we have to convert to/from rtc_time.
1217 */
1218 static inline void mini_get_rtc_time(struct rtc_time *time)
1219 {
1220 unsigned long flags;
1221 u32 seconds;
1222
1223 spin_lock_irqsave(&rtc_lock, flags);
1224 seconds = 0;
1225 if (this_is_starfire)
1226 seconds = starfire_get_time();
1227 else if (tlb_type == hypervisor)
1228 seconds = hypervisor_get_time();
1229 spin_unlock_irqrestore(&rtc_lock, flags);
1230
1231 to_tm(seconds, time);
1232 time->tm_year -= 1900;
1233 time->tm_mon -= 1;
1234 }
1235
1236 static inline int mini_set_rtc_time(struct rtc_time *time)
1237 {
1238 u32 seconds = mktime(time->tm_year + 1900, time->tm_mon + 1,
1239 time->tm_mday, time->tm_hour,
1240 time->tm_min, time->tm_sec);
1241 unsigned long flags;
1242 int err;
1243
1244 spin_lock_irqsave(&rtc_lock, flags);
1245 err = -ENODEV;
1246 if (this_is_starfire)
1247 err = starfire_set_time(seconds);
1248 else if (tlb_type == hypervisor)
1249 err = hypervisor_set_time(seconds);
1250 spin_unlock_irqrestore(&rtc_lock, flags);
1251
1252 return err;
1253 }
1254
1255 static int mini_rtc_ioctl(struct inode *inode, struct file *file,
1256 unsigned int cmd, unsigned long arg)
1257 {
1258 struct rtc_time wtime;
1259 void __user *argp = (void __user *)arg;
1260
1261 switch (cmd) {
1262
1263 case RTC_PLL_GET:
1264 return -EINVAL;
1265
1266 case RTC_PLL_SET:
1267 return -EINVAL;
1268
1269 case RTC_UIE_OFF: /* disable ints from RTC updates. */
1270 return 0;
1271
1272 case RTC_UIE_ON: /* enable ints for RTC updates. */
1273 return -EINVAL;
1274
1275 case RTC_RD_TIME: /* Read the time/date from RTC */
1276 /* this doesn't get week-day, who cares */
1277 memset(&wtime, 0, sizeof(wtime));
1278 mini_get_rtc_time(&wtime);
1279
1280 return copy_to_user(argp, &wtime, sizeof(wtime)) ? -EFAULT : 0;
1281
1282 case RTC_SET_TIME: /* Set the RTC */
1283 {
1284 int year;
1285 unsigned char leap_yr;
1286
1287 if (!capable(CAP_SYS_TIME))
1288 return -EACCES;
1289
1290 if (copy_from_user(&wtime, argp, sizeof(wtime)))
1291 return -EFAULT;
1292
1293 year = wtime.tm_year + 1900;
1294 leap_yr = ((!(year % 4) && (year % 100)) ||
1295 !(year % 400));
1296
1297 if ((wtime.tm_mon < 0 || wtime.tm_mon > 11) || (wtime.tm_mday < 1))
1298 return -EINVAL;
1299
1300 if (wtime.tm_mday < 0 || wtime.tm_mday >
1301 (days_in_mo[wtime.tm_mon] + ((wtime.tm_mon == 1) && leap_yr)))
1302 return -EINVAL;
1303
1304 if (wtime.tm_hour < 0 || wtime.tm_hour >= 24 ||
1305 wtime.tm_min < 0 || wtime.tm_min >= 60 ||
1306 wtime.tm_sec < 0 || wtime.tm_sec >= 60)
1307 return -EINVAL;
1308
1309 return mini_set_rtc_time(&wtime);
1310 }
1311 }
1312
1313 return -EINVAL;
1314 }
1315
1316 static int mini_rtc_open(struct inode *inode, struct file *file)
1317 {
1318 if (mini_rtc_status & RTC_IS_OPEN)
1319 return -EBUSY;
1320
1321 mini_rtc_status |= RTC_IS_OPEN;
1322
1323 return 0;
1324 }
1325
1326 static int mini_rtc_release(struct inode *inode, struct file *file)
1327 {
1328 mini_rtc_status &= ~RTC_IS_OPEN;
1329 return 0;
1330 }
1331
1332
1333 static struct file_operations mini_rtc_fops = {
1334 .owner = THIS_MODULE,
1335 .ioctl = mini_rtc_ioctl,
1336 .open = mini_rtc_open,
1337 .release = mini_rtc_release,
1338 };
1339
1340 static struct miscdevice rtc_mini_dev =
1341 {
1342 .minor = RTC_MINOR,
1343 .name = "rtc",
1344 .fops = &mini_rtc_fops,
1345 };
1346
1347 static int __init rtc_mini_init(void)
1348 {
1349 int retval;
1350
1351 if (tlb_type != hypervisor && !this_is_starfire)
1352 return -ENODEV;
1353
1354 printk(KERN_INFO "Mini RTC Driver\n");
1355
1356 retval = misc_register(&rtc_mini_dev);
1357 if (retval < 0)
1358 return retval;
1359
1360 return 0;
1361 }
1362
1363 static void __exit rtc_mini_exit(void)
1364 {
1365 misc_deregister(&rtc_mini_dev);
1366 }
1367
1368
1369 module_init(rtc_mini_init);
1370 module_exit(rtc_mini_exit);
ubuntu-zesty-kernel mirror