]>
git.proxmox.com Git - mirror_ubuntu-jammy-kernel.git/blob - arch/x86/kernel/cpu/zhaoxin.c
1 // SPDX-License-Identifier: GPL-2.0
2 #include <linux/sched.h>
3 #include <linux/sched/clock.h>
6 #include <asm/cpufeature.h>
10 #define MSR_ZHAOXIN_FCR57 0x00001257
12 #define ACE_PRESENT (1 << 6)
13 #define ACE_ENABLED (1 << 7)
14 #define ACE_FCR (1 << 7) /* MSR_ZHAOXIN_FCR */
16 #define RNG_PRESENT (1 << 2)
17 #define RNG_ENABLED (1 << 3)
18 #define RNG_ENABLE (1 << 8) /* MSR_ZHAOXIN_RNG */
20 static void init_zhaoxin_cap(struct cpuinfo_x86
*c
)
24 /* Test for Extended Feature Flags presence */
25 if (cpuid_eax(0xC0000000) >= 0xC0000001) {
26 u32 tmp
= cpuid_edx(0xC0000001);
28 /* Enable ACE unit, if present and disabled */
29 if ((tmp
& (ACE_PRESENT
| ACE_ENABLED
)) == ACE_PRESENT
) {
30 rdmsr(MSR_ZHAOXIN_FCR57
, lo
, hi
);
33 wrmsr(MSR_ZHAOXIN_FCR57
, lo
, hi
);
34 pr_info("CPU: Enabled ACE h/w crypto\n");
37 /* Enable RNG unit, if present and disabled */
38 if ((tmp
& (RNG_PRESENT
| RNG_ENABLED
)) == RNG_PRESENT
) {
39 rdmsr(MSR_ZHAOXIN_FCR57
, lo
, hi
);
42 wrmsr(MSR_ZHAOXIN_FCR57
, lo
, hi
);
43 pr_info("CPU: Enabled h/w RNG\n");
47 * Store Extended Feature Flags as word 5 of the CPU
48 * capability bit array
50 c
->x86_capability
[CPUID_C000_0001_EDX
] = cpuid_edx(0xC0000001);
54 set_cpu_cap(c
, X86_FEATURE_REP_GOOD
);
57 static void early_init_zhaoxin(struct cpuinfo_x86
*c
)
60 set_cpu_cap(c
, X86_FEATURE_CONSTANT_TSC
);
62 set_cpu_cap(c
, X86_FEATURE_SYSENTER32
);
64 if (c
->x86_power
& (1 << 8)) {
65 set_cpu_cap(c
, X86_FEATURE_CONSTANT_TSC
);
66 set_cpu_cap(c
, X86_FEATURE_NONSTOP_TSC
);
69 if (c
->cpuid_level
>= 0x00000001) {
70 u32 eax
, ebx
, ecx
, edx
;
72 cpuid(0x00000001, &eax
, &ebx
, &ecx
, &edx
);
74 * If HTT (EDX[28]) is set EBX[16:23] contain the number of
75 * apicids which are reserved per package. Store the resulting
76 * shift value for the package management code.
79 c
->x86_coreid_bits
= get_count_order((ebx
>> 16) & 0xff);
84 static void init_zhaoxin(struct cpuinfo_x86
*c
)
86 early_init_zhaoxin(c
);
87 init_intel_cacheinfo(c
);
88 detect_num_cpu_cores(c
);
93 if (c
->cpuid_level
> 9) {
94 unsigned int eax
= cpuid_eax(10);
97 * Check for version and the number of counters
98 * Version(eax[7:0]) can't be 0;
99 * Counters(eax[15:8]) should be greater than 1;
101 if ((eax
& 0xff) && (((eax
>> 8) & 0xff) > 1))
102 set_cpu_cap(c
, X86_FEATURE_ARCH_PERFMON
);
108 set_cpu_cap(c
, X86_FEATURE_LFENCE_RDTSC
);
111 init_ia32_feat_ctl(c
);
116 zhaoxin_size_cache(struct cpuinfo_x86
*c
, unsigned int size
)
122 static const struct cpu_dev zhaoxin_cpu_dev
= {
123 .c_vendor
= "zhaoxin",
124 .c_ident
= { " Shanghai " },
125 .c_early_init
= early_init_zhaoxin
,
126 .c_init
= init_zhaoxin
,
128 .legacy_cache_size
= zhaoxin_size_cache
,
130 .c_x86_vendor
= X86_VENDOR_ZHAOXIN
,
133 cpu_dev_register(zhaoxin_cpu_dev
);