2 * Kernel-based Virtual Machine driver for Linux
4 * This module enables machines with Intel VT-x extensions to run virtual
5 * machines without emulation or binary translation.
7 * Copyright (C) 2006 Qumranet, Inc.
8 * Copyright 2010 Red Hat, Inc. and/or its affiliates.
11 * Avi Kivity <avi@qumranet.com>
12 * Yaniv Kamay <yaniv@qumranet.com>
14 * This work is licensed under the terms of the GNU GPL, version 2. See
15 * the COPYING file in the top-level directory.
24 #include <linux/kvm_host.h>
25 #include <linux/module.h>
26 #include <linux/kernel.h>
28 #include <linux/highmem.h>
29 #include <linux/sched.h>
30 #include <linux/moduleparam.h>
31 #include <linux/mod_devicetable.h>
32 #include <linux/trace_events.h>
33 #include <linux/slab.h>
34 #include <linux/tboot.h>
35 #include <linux/hrtimer.h>
36 #include "kvm_cache_regs.h"
43 #include <asm/virtext.h>
45 #include <asm/fpu/internal.h>
46 #include <asm/perf_event.h>
47 #include <asm/debugreg.h>
48 #include <asm/kexec.h>
50 #include <asm/irq_remapping.h>
55 #define __ex(x) __kvm_handle_fault_on_reboot(x)
56 #define __ex_clear(x, reg) \
57 ____kvm_handle_fault_on_reboot(x, "xor " reg " , " reg)
59 MODULE_AUTHOR("Qumranet");
60 MODULE_LICENSE("GPL");
62 static const struct x86_cpu_id vmx_cpu_id
[] = {
63 X86_FEATURE_MATCH(X86_FEATURE_VMX
),
66 MODULE_DEVICE_TABLE(x86cpu
, vmx_cpu_id
);
68 static bool __read_mostly enable_vpid
= 1;
69 module_param_named(vpid
, enable_vpid
, bool, 0444);
71 static bool __read_mostly flexpriority_enabled
= 1;
72 module_param_named(flexpriority
, flexpriority_enabled
, bool, S_IRUGO
);
74 static bool __read_mostly enable_ept
= 1;
75 module_param_named(ept
, enable_ept
, bool, S_IRUGO
);
77 static bool __read_mostly enable_unrestricted_guest
= 1;
78 module_param_named(unrestricted_guest
,
79 enable_unrestricted_guest
, bool, S_IRUGO
);
81 static bool __read_mostly enable_ept_ad_bits
= 1;
82 module_param_named(eptad
, enable_ept_ad_bits
, bool, S_IRUGO
);
84 static bool __read_mostly emulate_invalid_guest_state
= true;
85 module_param(emulate_invalid_guest_state
, bool, S_IRUGO
);
87 static bool __read_mostly vmm_exclusive
= 1;
88 module_param(vmm_exclusive
, bool, S_IRUGO
);
90 static bool __read_mostly fasteoi
= 1;
91 module_param(fasteoi
, bool, S_IRUGO
);
93 static bool __read_mostly enable_apicv
= 1;
94 module_param(enable_apicv
, bool, S_IRUGO
);
96 static bool __read_mostly enable_shadow_vmcs
= 1;
97 module_param_named(enable_shadow_vmcs
, enable_shadow_vmcs
, bool, S_IRUGO
);
99 * If nested=1, nested virtualization is supported, i.e., guests may use
100 * VMX and be a hypervisor for its own guests. If nested=0, guests may not
101 * use VMX instructions.
103 static bool __read_mostly nested
= 0;
104 module_param(nested
, bool, S_IRUGO
);
106 static u64 __read_mostly host_xss
;
108 static bool __read_mostly enable_pml
= 1;
109 module_param_named(pml
, enable_pml
, bool, S_IRUGO
);
111 #define KVM_VMX_TSC_MULTIPLIER_MAX 0xffffffffffffffffULL
113 /* Guest_tsc -> host_tsc conversion requires 64-bit division. */
114 static int __read_mostly cpu_preemption_timer_multi
;
115 static bool __read_mostly enable_preemption_timer
= 1;
117 module_param_named(preemption_timer
, enable_preemption_timer
, bool, S_IRUGO
);
120 #define KVM_GUEST_CR0_MASK (X86_CR0_NW | X86_CR0_CD)
121 #define KVM_VM_CR0_ALWAYS_ON_UNRESTRICTED_GUEST (X86_CR0_WP | X86_CR0_NE)
122 #define KVM_VM_CR0_ALWAYS_ON \
123 (KVM_VM_CR0_ALWAYS_ON_UNRESTRICTED_GUEST | X86_CR0_PG | X86_CR0_PE)
124 #define KVM_CR4_GUEST_OWNED_BITS \
125 (X86_CR4_PVI | X86_CR4_DE | X86_CR4_PCE | X86_CR4_OSFXSR \
126 | X86_CR4_OSXMMEXCPT | X86_CR4_TSD)
128 #define KVM_PMODE_VM_CR4_ALWAYS_ON (X86_CR4_PAE | X86_CR4_VMXE)
129 #define KVM_RMODE_VM_CR4_ALWAYS_ON (X86_CR4_VME | X86_CR4_PAE | X86_CR4_VMXE)
131 #define RMODE_GUEST_OWNED_EFLAGS_BITS (~(X86_EFLAGS_IOPL | X86_EFLAGS_VM))
133 #define VMX_MISC_EMULATED_PREEMPTION_TIMER_RATE 5
136 * Hyper-V requires all of these, so mark them as supported even though
137 * they are just treated the same as all-context.
139 #define VMX_VPID_EXTENT_SUPPORTED_MASK \
140 (VMX_VPID_EXTENT_INDIVIDUAL_ADDR_BIT | \
141 VMX_VPID_EXTENT_SINGLE_CONTEXT_BIT | \
142 VMX_VPID_EXTENT_GLOBAL_CONTEXT_BIT | \
143 VMX_VPID_EXTENT_SINGLE_NON_GLOBAL_BIT)
146 * These 2 parameters are used to config the controls for Pause-Loop Exiting:
147 * ple_gap: upper bound on the amount of time between two successive
148 * executions of PAUSE in a loop. Also indicate if ple enabled.
149 * According to test, this time is usually smaller than 128 cycles.
150 * ple_window: upper bound on the amount of time a guest is allowed to execute
151 * in a PAUSE loop. Tests indicate that most spinlocks are held for
152 * less than 2^12 cycles
153 * Time is measured based on a counter that runs at the same rate as the TSC,
154 * refer SDM volume 3b section 21.6.13 & 22.1.3.
156 #define KVM_VMX_DEFAULT_PLE_GAP 128
157 #define KVM_VMX_DEFAULT_PLE_WINDOW 4096
158 #define KVM_VMX_DEFAULT_PLE_WINDOW_GROW 2
159 #define KVM_VMX_DEFAULT_PLE_WINDOW_SHRINK 0
160 #define KVM_VMX_DEFAULT_PLE_WINDOW_MAX \
161 INT_MAX / KVM_VMX_DEFAULT_PLE_WINDOW_GROW
163 static int ple_gap
= KVM_VMX_DEFAULT_PLE_GAP
;
164 module_param(ple_gap
, int, S_IRUGO
);
166 static int ple_window
= KVM_VMX_DEFAULT_PLE_WINDOW
;
167 module_param(ple_window
, int, S_IRUGO
);
169 /* Default doubles per-vcpu window every exit. */
170 static int ple_window_grow
= KVM_VMX_DEFAULT_PLE_WINDOW_GROW
;
171 module_param(ple_window_grow
, int, S_IRUGO
);
173 /* Default resets per-vcpu window every exit to ple_window. */
174 static int ple_window_shrink
= KVM_VMX_DEFAULT_PLE_WINDOW_SHRINK
;
175 module_param(ple_window_shrink
, int, S_IRUGO
);
177 /* Default is to compute the maximum so we can never overflow. */
178 static int ple_window_actual_max
= KVM_VMX_DEFAULT_PLE_WINDOW_MAX
;
179 static int ple_window_max
= KVM_VMX_DEFAULT_PLE_WINDOW_MAX
;
180 module_param(ple_window_max
, int, S_IRUGO
);
182 extern const ulong vmx_return
;
184 #define NR_AUTOLOAD_MSRS 8
185 #define VMCS02_POOL_SIZE 1
194 * Track a VMCS that may be loaded on a certain CPU. If it is (cpu!=-1), also
195 * remember whether it was VMLAUNCHed, and maintain a linked list of all VMCSs
196 * loaded on this CPU (so we can clear them if the CPU goes down).
200 struct vmcs
*shadow_vmcs
;
203 struct list_head loaded_vmcss_on_cpu_link
;
206 struct shared_msr_entry
{
213 * struct vmcs12 describes the state that our guest hypervisor (L1) keeps for a
214 * single nested guest (L2), hence the name vmcs12. Any VMX implementation has
215 * a VMCS structure, and vmcs12 is our emulated VMX's VMCS. This structure is
216 * stored in guest memory specified by VMPTRLD, but is opaque to the guest,
217 * which must access it using VMREAD/VMWRITE/VMCLEAR instructions.
218 * More than one of these structures may exist, if L1 runs multiple L2 guests.
219 * nested_vmx_run() will use the data here to build a vmcs02: a VMCS for the
220 * underlying hardware which will be used to run L2.
221 * This structure is packed to ensure that its layout is identical across
222 * machines (necessary for live migration).
223 * If there are changes in this struct, VMCS12_REVISION must be changed.
225 typedef u64 natural_width
;
226 struct __packed vmcs12
{
227 /* According to the Intel spec, a VMCS region must start with the
228 * following two fields. Then follow implementation-specific data.
233 u32 launch_state
; /* set to 0 by VMCLEAR, to 1 by VMLAUNCH */
234 u32 padding
[7]; /* room for future expansion */
239 u64 vm_exit_msr_store_addr
;
240 u64 vm_exit_msr_load_addr
;
241 u64 vm_entry_msr_load_addr
;
243 u64 virtual_apic_page_addr
;
244 u64 apic_access_addr
;
245 u64 posted_intr_desc_addr
;
247 u64 eoi_exit_bitmap0
;
248 u64 eoi_exit_bitmap1
;
249 u64 eoi_exit_bitmap2
;
250 u64 eoi_exit_bitmap3
;
252 u64 guest_physical_address
;
253 u64 vmcs_link_pointer
;
254 u64 guest_ia32_debugctl
;
257 u64 guest_ia32_perf_global_ctrl
;
265 u64 host_ia32_perf_global_ctrl
;
266 u64 padding64
[8]; /* room for future expansion */
268 * To allow migration of L1 (complete with its L2 guests) between
269 * machines of different natural widths (32 or 64 bit), we cannot have
270 * unsigned long fields with no explict size. We use u64 (aliased
271 * natural_width) instead. Luckily, x86 is little-endian.
273 natural_width cr0_guest_host_mask
;
274 natural_width cr4_guest_host_mask
;
275 natural_width cr0_read_shadow
;
276 natural_width cr4_read_shadow
;
277 natural_width cr3_target_value0
;
278 natural_width cr3_target_value1
;
279 natural_width cr3_target_value2
;
280 natural_width cr3_target_value3
;
281 natural_width exit_qualification
;
282 natural_width guest_linear_address
;
283 natural_width guest_cr0
;
284 natural_width guest_cr3
;
285 natural_width guest_cr4
;
286 natural_width guest_es_base
;
287 natural_width guest_cs_base
;
288 natural_width guest_ss_base
;
289 natural_width guest_ds_base
;
290 natural_width guest_fs_base
;
291 natural_width guest_gs_base
;
292 natural_width guest_ldtr_base
;
293 natural_width guest_tr_base
;
294 natural_width guest_gdtr_base
;
295 natural_width guest_idtr_base
;
296 natural_width guest_dr7
;
297 natural_width guest_rsp
;
298 natural_width guest_rip
;
299 natural_width guest_rflags
;
300 natural_width guest_pending_dbg_exceptions
;
301 natural_width guest_sysenter_esp
;
302 natural_width guest_sysenter_eip
;
303 natural_width host_cr0
;
304 natural_width host_cr3
;
305 natural_width host_cr4
;
306 natural_width host_fs_base
;
307 natural_width host_gs_base
;
308 natural_width host_tr_base
;
309 natural_width host_gdtr_base
;
310 natural_width host_idtr_base
;
311 natural_width host_ia32_sysenter_esp
;
312 natural_width host_ia32_sysenter_eip
;
313 natural_width host_rsp
;
314 natural_width host_rip
;
315 natural_width paddingl
[8]; /* room for future expansion */
316 u32 pin_based_vm_exec_control
;
317 u32 cpu_based_vm_exec_control
;
318 u32 exception_bitmap
;
319 u32 page_fault_error_code_mask
;
320 u32 page_fault_error_code_match
;
321 u32 cr3_target_count
;
322 u32 vm_exit_controls
;
323 u32 vm_exit_msr_store_count
;
324 u32 vm_exit_msr_load_count
;
325 u32 vm_entry_controls
;
326 u32 vm_entry_msr_load_count
;
327 u32 vm_entry_intr_info_field
;
328 u32 vm_entry_exception_error_code
;
329 u32 vm_entry_instruction_len
;
331 u32 secondary_vm_exec_control
;
332 u32 vm_instruction_error
;
334 u32 vm_exit_intr_info
;
335 u32 vm_exit_intr_error_code
;
336 u32 idt_vectoring_info_field
;
337 u32 idt_vectoring_error_code
;
338 u32 vm_exit_instruction_len
;
339 u32 vmx_instruction_info
;
346 u32 guest_ldtr_limit
;
348 u32 guest_gdtr_limit
;
349 u32 guest_idtr_limit
;
350 u32 guest_es_ar_bytes
;
351 u32 guest_cs_ar_bytes
;
352 u32 guest_ss_ar_bytes
;
353 u32 guest_ds_ar_bytes
;
354 u32 guest_fs_ar_bytes
;
355 u32 guest_gs_ar_bytes
;
356 u32 guest_ldtr_ar_bytes
;
357 u32 guest_tr_ar_bytes
;
358 u32 guest_interruptibility_info
;
359 u32 guest_activity_state
;
360 u32 guest_sysenter_cs
;
361 u32 host_ia32_sysenter_cs
;
362 u32 vmx_preemption_timer_value
;
363 u32 padding32
[7]; /* room for future expansion */
364 u16 virtual_processor_id
;
366 u16 guest_es_selector
;
367 u16 guest_cs_selector
;
368 u16 guest_ss_selector
;
369 u16 guest_ds_selector
;
370 u16 guest_fs_selector
;
371 u16 guest_gs_selector
;
372 u16 guest_ldtr_selector
;
373 u16 guest_tr_selector
;
374 u16 guest_intr_status
;
375 u16 host_es_selector
;
376 u16 host_cs_selector
;
377 u16 host_ss_selector
;
378 u16 host_ds_selector
;
379 u16 host_fs_selector
;
380 u16 host_gs_selector
;
381 u16 host_tr_selector
;
385 * VMCS12_REVISION is an arbitrary id that should be changed if the content or
386 * layout of struct vmcs12 is changed. MSR_IA32_VMX_BASIC returns this id, and
387 * VMPTRLD verifies that the VMCS region that L1 is loading contains this id.
389 #define VMCS12_REVISION 0x11e57ed0
392 * VMCS12_SIZE is the number of bytes L1 should allocate for the VMXON region
393 * and any VMCS region. Although only sizeof(struct vmcs12) are used by the
394 * current implementation, 4K are reserved to avoid future complications.
396 #define VMCS12_SIZE 0x1000
398 /* Used to remember the last vmcs02 used for some recently used vmcs12s */
400 struct list_head list
;
402 struct loaded_vmcs vmcs02
;
406 * The nested_vmx structure is part of vcpu_vmx, and holds information we need
407 * for correct emulation of VMX (i.e., nested VMX) on this vcpu.
410 /* Has the level1 guest done vmxon? */
414 /* The guest-physical address of the current VMCS L1 keeps for L2 */
416 /* The host-usable pointer to the above */
417 struct page
*current_vmcs12_page
;
418 struct vmcs12
*current_vmcs12
;
420 * Cache of the guest's VMCS, existing outside of guest memory.
421 * Loaded from guest memory during VMPTRLD. Flushed to guest
422 * memory during VMXOFF, VMCLEAR, VMPTRLD.
424 struct vmcs12
*cached_vmcs12
;
426 * Indicates if the shadow vmcs must be updated with the
427 * data hold by vmcs12
429 bool sync_shadow_vmcs
;
431 /* vmcs02_list cache of VMCSs recently used to run L2 guests */
432 struct list_head vmcs02_pool
;
434 bool change_vmcs01_virtual_x2apic_mode
;
435 /* L2 must run next, and mustn't decide to exit to L1. */
436 bool nested_run_pending
;
438 * Guest pages referred to in vmcs02 with host-physical pointers, so
439 * we must keep them pinned while L2 runs.
441 struct page
*apic_access_page
;
442 struct page
*virtual_apic_page
;
443 struct page
*pi_desc_page
;
444 struct pi_desc
*pi_desc
;
448 unsigned long *msr_bitmap
;
450 struct hrtimer preemption_timer
;
451 bool preemption_timer_expired
;
453 /* to migrate it to L2 if VM_ENTRY_LOAD_DEBUG_CONTROLS is off */
460 * We only store the "true" versions of the VMX capability MSRs. We
461 * generate the "non-true" versions by setting the must-be-1 bits
462 * according to the SDM.
464 u32 nested_vmx_procbased_ctls_low
;
465 u32 nested_vmx_procbased_ctls_high
;
466 u32 nested_vmx_secondary_ctls_low
;
467 u32 nested_vmx_secondary_ctls_high
;
468 u32 nested_vmx_pinbased_ctls_low
;
469 u32 nested_vmx_pinbased_ctls_high
;
470 u32 nested_vmx_exit_ctls_low
;
471 u32 nested_vmx_exit_ctls_high
;
472 u32 nested_vmx_entry_ctls_low
;
473 u32 nested_vmx_entry_ctls_high
;
474 u32 nested_vmx_misc_low
;
475 u32 nested_vmx_misc_high
;
476 u32 nested_vmx_ept_caps
;
477 u32 nested_vmx_vpid_caps
;
478 u64 nested_vmx_basic
;
479 u64 nested_vmx_cr0_fixed0
;
480 u64 nested_vmx_cr0_fixed1
;
481 u64 nested_vmx_cr4_fixed0
;
482 u64 nested_vmx_cr4_fixed1
;
483 u64 nested_vmx_vmcs_enum
;
486 #define POSTED_INTR_ON 0
487 #define POSTED_INTR_SN 1
489 /* Posted-Interrupt Descriptor */
491 u32 pir
[8]; /* Posted interrupt requested */
494 /* bit 256 - Outstanding Notification */
496 /* bit 257 - Suppress Notification */
498 /* bit 271:258 - Reserved */
500 /* bit 279:272 - Notification Vector */
502 /* bit 287:280 - Reserved */
504 /* bit 319:288 - Notification Destination */
512 static bool pi_test_and_set_on(struct pi_desc
*pi_desc
)
514 return test_and_set_bit(POSTED_INTR_ON
,
515 (unsigned long *)&pi_desc
->control
);
518 static bool pi_test_and_clear_on(struct pi_desc
*pi_desc
)
520 return test_and_clear_bit(POSTED_INTR_ON
,
521 (unsigned long *)&pi_desc
->control
);
524 static int pi_test_and_set_pir(int vector
, struct pi_desc
*pi_desc
)
526 return test_and_set_bit(vector
, (unsigned long *)pi_desc
->pir
);
529 static inline void pi_clear_sn(struct pi_desc
*pi_desc
)
531 return clear_bit(POSTED_INTR_SN
,
532 (unsigned long *)&pi_desc
->control
);
535 static inline void pi_set_sn(struct pi_desc
*pi_desc
)
537 return set_bit(POSTED_INTR_SN
,
538 (unsigned long *)&pi_desc
->control
);
541 static inline void pi_clear_on(struct pi_desc
*pi_desc
)
543 clear_bit(POSTED_INTR_ON
,
544 (unsigned long *)&pi_desc
->control
);
547 static inline int pi_test_on(struct pi_desc
*pi_desc
)
549 return test_bit(POSTED_INTR_ON
,
550 (unsigned long *)&pi_desc
->control
);
553 static inline int pi_test_sn(struct pi_desc
*pi_desc
)
555 return test_bit(POSTED_INTR_SN
,
556 (unsigned long *)&pi_desc
->control
);
560 struct kvm_vcpu vcpu
;
561 unsigned long host_rsp
;
563 bool nmi_known_unmasked
;
565 u32 idt_vectoring_info
;
567 struct shared_msr_entry
*guest_msrs
;
570 unsigned long host_idt_base
;
572 u64 msr_host_kernel_gs_base
;
573 u64 msr_guest_kernel_gs_base
;
575 u32 vm_entry_controls_shadow
;
576 u32 vm_exit_controls_shadow
;
578 * loaded_vmcs points to the VMCS currently used in this vcpu. For a
579 * non-nested (L1) guest, it always points to vmcs01. For a nested
580 * guest (L2), it points to a different VMCS.
582 struct loaded_vmcs vmcs01
;
583 struct loaded_vmcs
*loaded_vmcs
;
584 bool __launched
; /* temporary, used in vmx_vcpu_run */
585 struct msr_autoload
{
587 struct vmx_msr_entry guest
[NR_AUTOLOAD_MSRS
];
588 struct vmx_msr_entry host
[NR_AUTOLOAD_MSRS
];
592 u16 fs_sel
, gs_sel
, ldt_sel
;
596 int gs_ldt_reload_needed
;
597 int fs_reload_needed
;
598 u64 msr_host_bndcfgs
;
599 unsigned long vmcs_host_cr4
; /* May not match real cr4 */
604 struct kvm_segment segs
[8];
607 u32 bitmask
; /* 4 bits per segment (1 bit per field) */
608 struct kvm_save_segment
{
616 bool emulation_required
;
618 /* Support for vnmi-less CPUs */
619 int soft_vnmi_blocked
;
621 s64 vnmi_blocked_time
;
624 /* Posted interrupt descriptor */
625 struct pi_desc pi_desc
;
627 /* Support for a guest hypervisor (nested VMX) */
628 struct nested_vmx nested
;
630 /* Dynamic PLE window. */
632 bool ple_window_dirty
;
634 /* Support for PML */
635 #define PML_ENTITY_NUM 512
638 /* apic deadline value in host tsc */
641 u64 current_tsc_ratio
;
643 bool guest_pkru_valid
;
648 * Only bits masked by msr_ia32_feature_control_valid_bits can be set in
649 * msr_ia32_feature_control. FEATURE_CONTROL_LOCKED is always included
650 * in msr_ia32_feature_control_valid_bits.
652 u64 msr_ia32_feature_control
;
653 u64 msr_ia32_feature_control_valid_bits
;
656 enum segment_cache_field
{
665 static inline struct vcpu_vmx
*to_vmx(struct kvm_vcpu
*vcpu
)
667 return container_of(vcpu
, struct vcpu_vmx
, vcpu
);
670 static struct pi_desc
*vcpu_to_pi_desc(struct kvm_vcpu
*vcpu
)
672 return &(to_vmx(vcpu
)->pi_desc
);
675 #define VMCS12_OFFSET(x) offsetof(struct vmcs12, x)
676 #define FIELD(number, name) [number] = VMCS12_OFFSET(name)
677 #define FIELD64(number, name) [number] = VMCS12_OFFSET(name), \
678 [number##_HIGH] = VMCS12_OFFSET(name)+4
681 static unsigned long shadow_read_only_fields
[] = {
683 * We do NOT shadow fields that are modified when L0
684 * traps and emulates any vmx instruction (e.g. VMPTRLD,
685 * VMXON...) executed by L1.
686 * For example, VM_INSTRUCTION_ERROR is read
687 * by L1 if a vmx instruction fails (part of the error path).
688 * Note the code assumes this logic. If for some reason
689 * we start shadowing these fields then we need to
690 * force a shadow sync when L0 emulates vmx instructions
691 * (e.g. force a sync if VM_INSTRUCTION_ERROR is modified
692 * by nested_vmx_failValid)
696 VM_EXIT_INSTRUCTION_LEN
,
697 IDT_VECTORING_INFO_FIELD
,
698 IDT_VECTORING_ERROR_CODE
,
699 VM_EXIT_INTR_ERROR_CODE
,
701 GUEST_LINEAR_ADDRESS
,
702 GUEST_PHYSICAL_ADDRESS
704 static int max_shadow_read_only_fields
=
705 ARRAY_SIZE(shadow_read_only_fields
);
707 static unsigned long shadow_read_write_fields
[] = {
714 GUEST_INTERRUPTIBILITY_INFO
,
727 CPU_BASED_VM_EXEC_CONTROL
,
728 VM_ENTRY_EXCEPTION_ERROR_CODE
,
729 VM_ENTRY_INTR_INFO_FIELD
,
730 VM_ENTRY_INSTRUCTION_LEN
,
731 VM_ENTRY_EXCEPTION_ERROR_CODE
,
737 static int max_shadow_read_write_fields
=
738 ARRAY_SIZE(shadow_read_write_fields
);
740 static const unsigned short vmcs_field_to_offset_table
[] = {
741 FIELD(VIRTUAL_PROCESSOR_ID
, virtual_processor_id
),
742 FIELD(POSTED_INTR_NV
, posted_intr_nv
),
743 FIELD(GUEST_ES_SELECTOR
, guest_es_selector
),
744 FIELD(GUEST_CS_SELECTOR
, guest_cs_selector
),
745 FIELD(GUEST_SS_SELECTOR
, guest_ss_selector
),
746 FIELD(GUEST_DS_SELECTOR
, guest_ds_selector
),
747 FIELD(GUEST_FS_SELECTOR
, guest_fs_selector
),
748 FIELD(GUEST_GS_SELECTOR
, guest_gs_selector
),
749 FIELD(GUEST_LDTR_SELECTOR
, guest_ldtr_selector
),
750 FIELD(GUEST_TR_SELECTOR
, guest_tr_selector
),
751 FIELD(GUEST_INTR_STATUS
, guest_intr_status
),
752 FIELD(HOST_ES_SELECTOR
, host_es_selector
),
753 FIELD(HOST_CS_SELECTOR
, host_cs_selector
),
754 FIELD(HOST_SS_SELECTOR
, host_ss_selector
),
755 FIELD(HOST_DS_SELECTOR
, host_ds_selector
),
756 FIELD(HOST_FS_SELECTOR
, host_fs_selector
),
757 FIELD(HOST_GS_SELECTOR
, host_gs_selector
),
758 FIELD(HOST_TR_SELECTOR
, host_tr_selector
),
759 FIELD64(IO_BITMAP_A
, io_bitmap_a
),
760 FIELD64(IO_BITMAP_B
, io_bitmap_b
),
761 FIELD64(MSR_BITMAP
, msr_bitmap
),
762 FIELD64(VM_EXIT_MSR_STORE_ADDR
, vm_exit_msr_store_addr
),
763 FIELD64(VM_EXIT_MSR_LOAD_ADDR
, vm_exit_msr_load_addr
),
764 FIELD64(VM_ENTRY_MSR_LOAD_ADDR
, vm_entry_msr_load_addr
),
765 FIELD64(TSC_OFFSET
, tsc_offset
),
766 FIELD64(VIRTUAL_APIC_PAGE_ADDR
, virtual_apic_page_addr
),
767 FIELD64(APIC_ACCESS_ADDR
, apic_access_addr
),
768 FIELD64(POSTED_INTR_DESC_ADDR
, posted_intr_desc_addr
),
769 FIELD64(EPT_POINTER
, ept_pointer
),
770 FIELD64(EOI_EXIT_BITMAP0
, eoi_exit_bitmap0
),
771 FIELD64(EOI_EXIT_BITMAP1
, eoi_exit_bitmap1
),
772 FIELD64(EOI_EXIT_BITMAP2
, eoi_exit_bitmap2
),
773 FIELD64(EOI_EXIT_BITMAP3
, eoi_exit_bitmap3
),
774 FIELD64(XSS_EXIT_BITMAP
, xss_exit_bitmap
),
775 FIELD64(GUEST_PHYSICAL_ADDRESS
, guest_physical_address
),
776 FIELD64(VMCS_LINK_POINTER
, vmcs_link_pointer
),
777 FIELD64(GUEST_IA32_DEBUGCTL
, guest_ia32_debugctl
),
778 FIELD64(GUEST_IA32_PAT
, guest_ia32_pat
),
779 FIELD64(GUEST_IA32_EFER
, guest_ia32_efer
),
780 FIELD64(GUEST_IA32_PERF_GLOBAL_CTRL
, guest_ia32_perf_global_ctrl
),
781 FIELD64(GUEST_PDPTR0
, guest_pdptr0
),
782 FIELD64(GUEST_PDPTR1
, guest_pdptr1
),
783 FIELD64(GUEST_PDPTR2
, guest_pdptr2
),
784 FIELD64(GUEST_PDPTR3
, guest_pdptr3
),
785 FIELD64(GUEST_BNDCFGS
, guest_bndcfgs
),
786 FIELD64(HOST_IA32_PAT
, host_ia32_pat
),
787 FIELD64(HOST_IA32_EFER
, host_ia32_efer
),
788 FIELD64(HOST_IA32_PERF_GLOBAL_CTRL
, host_ia32_perf_global_ctrl
),
789 FIELD(PIN_BASED_VM_EXEC_CONTROL
, pin_based_vm_exec_control
),
790 FIELD(CPU_BASED_VM_EXEC_CONTROL
, cpu_based_vm_exec_control
),
791 FIELD(EXCEPTION_BITMAP
, exception_bitmap
),
792 FIELD(PAGE_FAULT_ERROR_CODE_MASK
, page_fault_error_code_mask
),
793 FIELD(PAGE_FAULT_ERROR_CODE_MATCH
, page_fault_error_code_match
),
794 FIELD(CR3_TARGET_COUNT
, cr3_target_count
),
795 FIELD(VM_EXIT_CONTROLS
, vm_exit_controls
),
796 FIELD(VM_EXIT_MSR_STORE_COUNT
, vm_exit_msr_store_count
),
797 FIELD(VM_EXIT_MSR_LOAD_COUNT
, vm_exit_msr_load_count
),
798 FIELD(VM_ENTRY_CONTROLS
, vm_entry_controls
),
799 FIELD(VM_ENTRY_MSR_LOAD_COUNT
, vm_entry_msr_load_count
),
800 FIELD(VM_ENTRY_INTR_INFO_FIELD
, vm_entry_intr_info_field
),
801 FIELD(VM_ENTRY_EXCEPTION_ERROR_CODE
, vm_entry_exception_error_code
),
802 FIELD(VM_ENTRY_INSTRUCTION_LEN
, vm_entry_instruction_len
),
803 FIELD(TPR_THRESHOLD
, tpr_threshold
),
804 FIELD(SECONDARY_VM_EXEC_CONTROL
, secondary_vm_exec_control
),
805 FIELD(VM_INSTRUCTION_ERROR
, vm_instruction_error
),
806 FIELD(VM_EXIT_REASON
, vm_exit_reason
),
807 FIELD(VM_EXIT_INTR_INFO
, vm_exit_intr_info
),
808 FIELD(VM_EXIT_INTR_ERROR_CODE
, vm_exit_intr_error_code
),
809 FIELD(IDT_VECTORING_INFO_FIELD
, idt_vectoring_info_field
),
810 FIELD(IDT_VECTORING_ERROR_CODE
, idt_vectoring_error_code
),
811 FIELD(VM_EXIT_INSTRUCTION_LEN
, vm_exit_instruction_len
),
812 FIELD(VMX_INSTRUCTION_INFO
, vmx_instruction_info
),
813 FIELD(GUEST_ES_LIMIT
, guest_es_limit
),
814 FIELD(GUEST_CS_LIMIT
, guest_cs_limit
),
815 FIELD(GUEST_SS_LIMIT
, guest_ss_limit
),
816 FIELD(GUEST_DS_LIMIT
, guest_ds_limit
),
817 FIELD(GUEST_FS_LIMIT
, guest_fs_limit
),
818 FIELD(GUEST_GS_LIMIT
, guest_gs_limit
),
819 FIELD(GUEST_LDTR_LIMIT
, guest_ldtr_limit
),
820 FIELD(GUEST_TR_LIMIT
, guest_tr_limit
),
821 FIELD(GUEST_GDTR_LIMIT
, guest_gdtr_limit
),
822 FIELD(GUEST_IDTR_LIMIT
, guest_idtr_limit
),
823 FIELD(GUEST_ES_AR_BYTES
, guest_es_ar_bytes
),
824 FIELD(GUEST_CS_AR_BYTES
, guest_cs_ar_bytes
),
825 FIELD(GUEST_SS_AR_BYTES
, guest_ss_ar_bytes
),
826 FIELD(GUEST_DS_AR_BYTES
, guest_ds_ar_bytes
),
827 FIELD(GUEST_FS_AR_BYTES
, guest_fs_ar_bytes
),
828 FIELD(GUEST_GS_AR_BYTES
, guest_gs_ar_bytes
),
829 FIELD(GUEST_LDTR_AR_BYTES
, guest_ldtr_ar_bytes
),
830 FIELD(GUEST_TR_AR_BYTES
, guest_tr_ar_bytes
),
831 FIELD(GUEST_INTERRUPTIBILITY_INFO
, guest_interruptibility_info
),
832 FIELD(GUEST_ACTIVITY_STATE
, guest_activity_state
),
833 FIELD(GUEST_SYSENTER_CS
, guest_sysenter_cs
),
834 FIELD(HOST_IA32_SYSENTER_CS
, host_ia32_sysenter_cs
),
835 FIELD(VMX_PREEMPTION_TIMER_VALUE
, vmx_preemption_timer_value
),
836 FIELD(CR0_GUEST_HOST_MASK
, cr0_guest_host_mask
),
837 FIELD(CR4_GUEST_HOST_MASK
, cr4_guest_host_mask
),
838 FIELD(CR0_READ_SHADOW
, cr0_read_shadow
),
839 FIELD(CR4_READ_SHADOW
, cr4_read_shadow
),
840 FIELD(CR3_TARGET_VALUE0
, cr3_target_value0
),
841 FIELD(CR3_TARGET_VALUE1
, cr3_target_value1
),
842 FIELD(CR3_TARGET_VALUE2
, cr3_target_value2
),
843 FIELD(CR3_TARGET_VALUE3
, cr3_target_value3
),
844 FIELD(EXIT_QUALIFICATION
, exit_qualification
),
845 FIELD(GUEST_LINEAR_ADDRESS
, guest_linear_address
),
846 FIELD(GUEST_CR0
, guest_cr0
),
847 FIELD(GUEST_CR3
, guest_cr3
),
848 FIELD(GUEST_CR4
, guest_cr4
),
849 FIELD(GUEST_ES_BASE
, guest_es_base
),
850 FIELD(GUEST_CS_BASE
, guest_cs_base
),
851 FIELD(GUEST_SS_BASE
, guest_ss_base
),
852 FIELD(GUEST_DS_BASE
, guest_ds_base
),
853 FIELD(GUEST_FS_BASE
, guest_fs_base
),
854 FIELD(GUEST_GS_BASE
, guest_gs_base
),
855 FIELD(GUEST_LDTR_BASE
, guest_ldtr_base
),
856 FIELD(GUEST_TR_BASE
, guest_tr_base
),
857 FIELD(GUEST_GDTR_BASE
, guest_gdtr_base
),
858 FIELD(GUEST_IDTR_BASE
, guest_idtr_base
),
859 FIELD(GUEST_DR7
, guest_dr7
),
860 FIELD(GUEST_RSP
, guest_rsp
),
861 FIELD(GUEST_RIP
, guest_rip
),
862 FIELD(GUEST_RFLAGS
, guest_rflags
),
863 FIELD(GUEST_PENDING_DBG_EXCEPTIONS
, guest_pending_dbg_exceptions
),
864 FIELD(GUEST_SYSENTER_ESP
, guest_sysenter_esp
),
865 FIELD(GUEST_SYSENTER_EIP
, guest_sysenter_eip
),
866 FIELD(HOST_CR0
, host_cr0
),
867 FIELD(HOST_CR3
, host_cr3
),
868 FIELD(HOST_CR4
, host_cr4
),
869 FIELD(HOST_FS_BASE
, host_fs_base
),
870 FIELD(HOST_GS_BASE
, host_gs_base
),
871 FIELD(HOST_TR_BASE
, host_tr_base
),
872 FIELD(HOST_GDTR_BASE
, host_gdtr_base
),
873 FIELD(HOST_IDTR_BASE
, host_idtr_base
),
874 FIELD(HOST_IA32_SYSENTER_ESP
, host_ia32_sysenter_esp
),
875 FIELD(HOST_IA32_SYSENTER_EIP
, host_ia32_sysenter_eip
),
876 FIELD(HOST_RSP
, host_rsp
),
877 FIELD(HOST_RIP
, host_rip
),
880 static inline short vmcs_field_to_offset(unsigned long field
)
882 BUILD_BUG_ON(ARRAY_SIZE(vmcs_field_to_offset_table
) > SHRT_MAX
);
884 if (field
>= ARRAY_SIZE(vmcs_field_to_offset_table
) ||
885 vmcs_field_to_offset_table
[field
] == 0)
888 return vmcs_field_to_offset_table
[field
];
891 static inline struct vmcs12
*get_vmcs12(struct kvm_vcpu
*vcpu
)
893 return to_vmx(vcpu
)->nested
.cached_vmcs12
;
896 static struct page
*nested_get_page(struct kvm_vcpu
*vcpu
, gpa_t addr
)
898 struct page
*page
= kvm_vcpu_gfn_to_page(vcpu
, addr
>> PAGE_SHIFT
);
899 if (is_error_page(page
))
905 static void nested_release_page(struct page
*page
)
907 kvm_release_page_dirty(page
);
910 static void nested_release_page_clean(struct page
*page
)
912 kvm_release_page_clean(page
);
915 static unsigned long nested_ept_get_cr3(struct kvm_vcpu
*vcpu
);
916 static u64
construct_eptp(unsigned long root_hpa
);
917 static void kvm_cpu_vmxon(u64 addr
);
918 static void kvm_cpu_vmxoff(void);
919 static bool vmx_xsaves_supported(void);
920 static int vmx_set_tss_addr(struct kvm
*kvm
, unsigned int addr
);
921 static void vmx_set_segment(struct kvm_vcpu
*vcpu
,
922 struct kvm_segment
*var
, int seg
);
923 static void vmx_get_segment(struct kvm_vcpu
*vcpu
,
924 struct kvm_segment
*var
, int seg
);
925 static bool guest_state_valid(struct kvm_vcpu
*vcpu
);
926 static u32
vmx_segment_access_rights(struct kvm_segment
*var
);
927 static void copy_vmcs12_to_shadow(struct vcpu_vmx
*vmx
);
928 static void copy_shadow_to_vmcs12(struct vcpu_vmx
*vmx
);
929 static int alloc_identity_pagetable(struct kvm
*kvm
);
931 static DEFINE_PER_CPU(struct vmcs
*, vmxarea
);
932 static DEFINE_PER_CPU(struct vmcs
*, current_vmcs
);
934 * We maintain a per-CPU linked-list of VMCS loaded on that CPU. This is needed
935 * when a CPU is brought down, and we need to VMCLEAR all VMCSs loaded on it.
937 static DEFINE_PER_CPU(struct list_head
, loaded_vmcss_on_cpu
);
938 static DEFINE_PER_CPU(struct desc_ptr
, host_gdt
);
941 * We maintian a per-CPU linked-list of vCPU, so in wakeup_handler() we
942 * can find which vCPU should be waken up.
944 static DEFINE_PER_CPU(struct list_head
, blocked_vcpu_on_cpu
);
945 static DEFINE_PER_CPU(spinlock_t
, blocked_vcpu_on_cpu_lock
);
950 VMX_MSR_BITMAP_LEGACY
,
951 VMX_MSR_BITMAP_LONGMODE
,
952 VMX_MSR_BITMAP_LEGACY_X2APIC_APICV
,
953 VMX_MSR_BITMAP_LONGMODE_X2APIC_APICV
,
954 VMX_MSR_BITMAP_LEGACY_X2APIC
,
955 VMX_MSR_BITMAP_LONGMODE_X2APIC
,
961 static unsigned long *vmx_bitmap
[VMX_BITMAP_NR
];
963 #define vmx_io_bitmap_a (vmx_bitmap[VMX_IO_BITMAP_A])
964 #define vmx_io_bitmap_b (vmx_bitmap[VMX_IO_BITMAP_B])
965 #define vmx_msr_bitmap_legacy (vmx_bitmap[VMX_MSR_BITMAP_LEGACY])
966 #define vmx_msr_bitmap_longmode (vmx_bitmap[VMX_MSR_BITMAP_LONGMODE])
967 #define vmx_msr_bitmap_legacy_x2apic_apicv (vmx_bitmap[VMX_MSR_BITMAP_LEGACY_X2APIC_APICV])
968 #define vmx_msr_bitmap_longmode_x2apic_apicv (vmx_bitmap[VMX_MSR_BITMAP_LONGMODE_X2APIC_APICV])
969 #define vmx_msr_bitmap_legacy_x2apic (vmx_bitmap[VMX_MSR_BITMAP_LEGACY_X2APIC])
970 #define vmx_msr_bitmap_longmode_x2apic (vmx_bitmap[VMX_MSR_BITMAP_LONGMODE_X2APIC])
971 #define vmx_vmread_bitmap (vmx_bitmap[VMX_VMREAD_BITMAP])
972 #define vmx_vmwrite_bitmap (vmx_bitmap[VMX_VMWRITE_BITMAP])
974 static bool cpu_has_load_ia32_efer
;
975 static bool cpu_has_load_perf_global_ctrl
;
977 static DECLARE_BITMAP(vmx_vpid_bitmap
, VMX_NR_VPIDS
);
978 static DEFINE_SPINLOCK(vmx_vpid_lock
);
980 static struct vmcs_config
{
985 u32 pin_based_exec_ctrl
;
986 u32 cpu_based_exec_ctrl
;
987 u32 cpu_based_2nd_exec_ctrl
;
992 static struct vmx_capability
{
997 #define VMX_SEGMENT_FIELD(seg) \
998 [VCPU_SREG_##seg] = { \
999 .selector = GUEST_##seg##_SELECTOR, \
1000 .base = GUEST_##seg##_BASE, \
1001 .limit = GUEST_##seg##_LIMIT, \
1002 .ar_bytes = GUEST_##seg##_AR_BYTES, \
1005 static const struct kvm_vmx_segment_field
{
1010 } kvm_vmx_segment_fields
[] = {
1011 VMX_SEGMENT_FIELD(CS
),
1012 VMX_SEGMENT_FIELD(DS
),
1013 VMX_SEGMENT_FIELD(ES
),
1014 VMX_SEGMENT_FIELD(FS
),
1015 VMX_SEGMENT_FIELD(GS
),
1016 VMX_SEGMENT_FIELD(SS
),
1017 VMX_SEGMENT_FIELD(TR
),
1018 VMX_SEGMENT_FIELD(LDTR
),
1021 static u64 host_efer
;
1023 static void ept_save_pdptrs(struct kvm_vcpu
*vcpu
);
1026 * Keep MSR_STAR at the end, as setup_msrs() will try to optimize it
1027 * away by decrementing the array size.
1029 static const u32 vmx_msr_index
[] = {
1030 #ifdef CONFIG_X86_64
1031 MSR_SYSCALL_MASK
, MSR_LSTAR
, MSR_CSTAR
,
1033 MSR_EFER
, MSR_TSC_AUX
, MSR_STAR
,
1036 static inline bool is_exception_n(u32 intr_info
, u8 vector
)
1038 return (intr_info
& (INTR_INFO_INTR_TYPE_MASK
| INTR_INFO_VECTOR_MASK
|
1039 INTR_INFO_VALID_MASK
)) ==
1040 (INTR_TYPE_HARD_EXCEPTION
| vector
| INTR_INFO_VALID_MASK
);
1043 static inline bool is_debug(u32 intr_info
)
1045 return is_exception_n(intr_info
, DB_VECTOR
);
1048 static inline bool is_breakpoint(u32 intr_info
)
1050 return is_exception_n(intr_info
, BP_VECTOR
);
1053 static inline bool is_page_fault(u32 intr_info
)
1055 return is_exception_n(intr_info
, PF_VECTOR
);
1058 static inline bool is_no_device(u32 intr_info
)
1060 return is_exception_n(intr_info
, NM_VECTOR
);
1063 static inline bool is_invalid_opcode(u32 intr_info
)
1065 return is_exception_n(intr_info
, UD_VECTOR
);
1068 static inline bool is_external_interrupt(u32 intr_info
)
1070 return (intr_info
& (INTR_INFO_INTR_TYPE_MASK
| INTR_INFO_VALID_MASK
))
1071 == (INTR_TYPE_EXT_INTR
| INTR_INFO_VALID_MASK
);
1074 static inline bool is_machine_check(u32 intr_info
)
1076 return (intr_info
& (INTR_INFO_INTR_TYPE_MASK
| INTR_INFO_VECTOR_MASK
|
1077 INTR_INFO_VALID_MASK
)) ==
1078 (INTR_TYPE_HARD_EXCEPTION
| MC_VECTOR
| INTR_INFO_VALID_MASK
);
1081 static inline bool cpu_has_vmx_msr_bitmap(void)
1083 return vmcs_config
.cpu_based_exec_ctrl
& CPU_BASED_USE_MSR_BITMAPS
;
1086 static inline bool cpu_has_vmx_tpr_shadow(void)
1088 return vmcs_config
.cpu_based_exec_ctrl
& CPU_BASED_TPR_SHADOW
;
1091 static inline bool cpu_need_tpr_shadow(struct kvm_vcpu
*vcpu
)
1093 return cpu_has_vmx_tpr_shadow() && lapic_in_kernel(vcpu
);
1096 static inline bool cpu_has_secondary_exec_ctrls(void)
1098 return vmcs_config
.cpu_based_exec_ctrl
&
1099 CPU_BASED_ACTIVATE_SECONDARY_CONTROLS
;
1102 static inline bool cpu_has_vmx_virtualize_apic_accesses(void)
1104 return vmcs_config
.cpu_based_2nd_exec_ctrl
&
1105 SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES
;
1108 static inline bool cpu_has_vmx_virtualize_x2apic_mode(void)
1110 return vmcs_config
.cpu_based_2nd_exec_ctrl
&
1111 SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE
;
1114 static inline bool cpu_has_vmx_apic_register_virt(void)
1116 return vmcs_config
.cpu_based_2nd_exec_ctrl
&
1117 SECONDARY_EXEC_APIC_REGISTER_VIRT
;
1120 static inline bool cpu_has_vmx_virtual_intr_delivery(void)
1122 return vmcs_config
.cpu_based_2nd_exec_ctrl
&
1123 SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY
;
1127 * Comment's format: document - errata name - stepping - processor name.
1129 * https://www.virtualbox.org/svn/vbox/trunk/src/VBox/VMM/VMMR0/HMR0.cpp
1131 static u32 vmx_preemption_cpu_tfms
[] = {
1132 /* 323344.pdf - BA86 - D0 - Xeon 7500 Series */
1134 /* 323056.pdf - AAX65 - C2 - Xeon L3406 */
1135 /* 322814.pdf - AAT59 - C2 - i7-600, i5-500, i5-400 and i3-300 Mobile */
1136 /* 322911.pdf - AAU65 - C2 - i5-600, i3-500 Desktop and Pentium G6950 */
1138 /* 322911.pdf - AAU65 - K0 - i5-600, i3-500 Desktop and Pentium G6950 */
1140 /* 322373.pdf - AAO95 - B1 - Xeon 3400 Series */
1141 /* 322166.pdf - AAN92 - B1 - i7-800 and i5-700 Desktop */
1143 * 320767.pdf - AAP86 - B1 -
1144 * i7-900 Mobile Extreme, i7-800 and i7-700 Mobile
1147 /* 321333.pdf - AAM126 - C0 - Xeon 3500 */
1149 /* 321333.pdf - AAM126 - C1 - Xeon 3500 */
1151 /* 320836.pdf - AAJ124 - C0 - i7-900 Desktop Extreme and i7-900 Desktop */
1153 /* 321333.pdf - AAM126 - D0 - Xeon 3500 */
1154 /* 321324.pdf - AAK139 - D0 - Xeon 5500 */
1155 /* 320836.pdf - AAJ124 - D0 - i7-900 Extreme and i7-900 Desktop */
1159 static inline bool cpu_has_broken_vmx_preemption_timer(void)
1161 u32 eax
= cpuid_eax(0x00000001), i
;
1163 /* Clear the reserved bits */
1164 eax
&= ~(0x3U
<< 14 | 0xfU
<< 28);
1165 for (i
= 0; i
< ARRAY_SIZE(vmx_preemption_cpu_tfms
); i
++)
1166 if (eax
== vmx_preemption_cpu_tfms
[i
])
1172 static inline bool cpu_has_vmx_preemption_timer(void)
1174 return vmcs_config
.pin_based_exec_ctrl
&
1175 PIN_BASED_VMX_PREEMPTION_TIMER
;
1178 static inline bool cpu_has_vmx_posted_intr(void)
1180 return IS_ENABLED(CONFIG_X86_LOCAL_APIC
) &&
1181 vmcs_config
.pin_based_exec_ctrl
& PIN_BASED_POSTED_INTR
;
1184 static inline bool cpu_has_vmx_apicv(void)
1186 return cpu_has_vmx_apic_register_virt() &&
1187 cpu_has_vmx_virtual_intr_delivery() &&
1188 cpu_has_vmx_posted_intr();
1191 static inline bool cpu_has_vmx_flexpriority(void)
1193 return cpu_has_vmx_tpr_shadow() &&
1194 cpu_has_vmx_virtualize_apic_accesses();
1197 static inline bool cpu_has_vmx_ept_execute_only(void)
1199 return vmx_capability
.ept
& VMX_EPT_EXECUTE_ONLY_BIT
;
1202 static inline bool cpu_has_vmx_ept_2m_page(void)
1204 return vmx_capability
.ept
& VMX_EPT_2MB_PAGE_BIT
;
1207 static inline bool cpu_has_vmx_ept_1g_page(void)
1209 return vmx_capability
.ept
& VMX_EPT_1GB_PAGE_BIT
;
1212 static inline bool cpu_has_vmx_ept_4levels(void)
1214 return vmx_capability
.ept
& VMX_EPT_PAGE_WALK_4_BIT
;
1217 static inline bool cpu_has_vmx_ept_ad_bits(void)
1219 return vmx_capability
.ept
& VMX_EPT_AD_BIT
;
1222 static inline bool cpu_has_vmx_invept_context(void)
1224 return vmx_capability
.ept
& VMX_EPT_EXTENT_CONTEXT_BIT
;
1227 static inline bool cpu_has_vmx_invept_global(void)
1229 return vmx_capability
.ept
& VMX_EPT_EXTENT_GLOBAL_BIT
;
1232 static inline bool cpu_has_vmx_invvpid_single(void)
1234 return vmx_capability
.vpid
& VMX_VPID_EXTENT_SINGLE_CONTEXT_BIT
;
1237 static inline bool cpu_has_vmx_invvpid_global(void)
1239 return vmx_capability
.vpid
& VMX_VPID_EXTENT_GLOBAL_CONTEXT_BIT
;
1242 static inline bool cpu_has_vmx_ept(void)
1244 return vmcs_config
.cpu_based_2nd_exec_ctrl
&
1245 SECONDARY_EXEC_ENABLE_EPT
;
1248 static inline bool cpu_has_vmx_unrestricted_guest(void)
1250 return vmcs_config
.cpu_based_2nd_exec_ctrl
&
1251 SECONDARY_EXEC_UNRESTRICTED_GUEST
;
1254 static inline bool cpu_has_vmx_ple(void)
1256 return vmcs_config
.cpu_based_2nd_exec_ctrl
&
1257 SECONDARY_EXEC_PAUSE_LOOP_EXITING
;
1260 static inline bool cpu_has_vmx_basic_inout(void)
1262 return (((u64
)vmcs_config
.basic_cap
<< 32) & VMX_BASIC_INOUT
);
1265 static inline bool cpu_need_virtualize_apic_accesses(struct kvm_vcpu
*vcpu
)
1267 return flexpriority_enabled
&& lapic_in_kernel(vcpu
);
1270 static inline bool cpu_has_vmx_vpid(void)
1272 return vmcs_config
.cpu_based_2nd_exec_ctrl
&
1273 SECONDARY_EXEC_ENABLE_VPID
;
1276 static inline bool cpu_has_vmx_rdtscp(void)
1278 return vmcs_config
.cpu_based_2nd_exec_ctrl
&
1279 SECONDARY_EXEC_RDTSCP
;
1282 static inline bool cpu_has_vmx_invpcid(void)
1284 return vmcs_config
.cpu_based_2nd_exec_ctrl
&
1285 SECONDARY_EXEC_ENABLE_INVPCID
;
1288 static inline bool cpu_has_virtual_nmis(void)
1290 return vmcs_config
.pin_based_exec_ctrl
& PIN_BASED_VIRTUAL_NMIS
;
1293 static inline bool cpu_has_vmx_wbinvd_exit(void)
1295 return vmcs_config
.cpu_based_2nd_exec_ctrl
&
1296 SECONDARY_EXEC_WBINVD_EXITING
;
1299 static inline bool cpu_has_vmx_shadow_vmcs(void)
1302 rdmsrl(MSR_IA32_VMX_MISC
, vmx_msr
);
1303 /* check if the cpu supports writing r/o exit information fields */
1304 if (!(vmx_msr
& MSR_IA32_VMX_MISC_VMWRITE_SHADOW_RO_FIELDS
))
1307 return vmcs_config
.cpu_based_2nd_exec_ctrl
&
1308 SECONDARY_EXEC_SHADOW_VMCS
;
1311 static inline bool cpu_has_vmx_pml(void)
1313 return vmcs_config
.cpu_based_2nd_exec_ctrl
& SECONDARY_EXEC_ENABLE_PML
;
1316 static inline bool cpu_has_vmx_tsc_scaling(void)
1318 return vmcs_config
.cpu_based_2nd_exec_ctrl
&
1319 SECONDARY_EXEC_TSC_SCALING
;
1322 static inline bool report_flexpriority(void)
1324 return flexpriority_enabled
;
1327 static inline bool nested_cpu_has(struct vmcs12
*vmcs12
, u32 bit
)
1329 return vmcs12
->cpu_based_vm_exec_control
& bit
;
1332 static inline bool nested_cpu_has2(struct vmcs12
*vmcs12
, u32 bit
)
1334 return (vmcs12
->cpu_based_vm_exec_control
&
1335 CPU_BASED_ACTIVATE_SECONDARY_CONTROLS
) &&
1336 (vmcs12
->secondary_vm_exec_control
& bit
);
1339 static inline bool nested_cpu_has_virtual_nmis(struct vmcs12
*vmcs12
)
1341 return vmcs12
->pin_based_vm_exec_control
& PIN_BASED_VIRTUAL_NMIS
;
1344 static inline bool nested_cpu_has_preemption_timer(struct vmcs12
*vmcs12
)
1346 return vmcs12
->pin_based_vm_exec_control
&
1347 PIN_BASED_VMX_PREEMPTION_TIMER
;
1350 static inline int nested_cpu_has_ept(struct vmcs12
*vmcs12
)
1352 return nested_cpu_has2(vmcs12
, SECONDARY_EXEC_ENABLE_EPT
);
1355 static inline bool nested_cpu_has_xsaves(struct vmcs12
*vmcs12
)
1357 return nested_cpu_has2(vmcs12
, SECONDARY_EXEC_XSAVES
) &&
1358 vmx_xsaves_supported();
1361 static inline bool nested_cpu_has_virt_x2apic_mode(struct vmcs12
*vmcs12
)
1363 return nested_cpu_has2(vmcs12
, SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE
);
1366 static inline bool nested_cpu_has_vpid(struct vmcs12
*vmcs12
)
1368 return nested_cpu_has2(vmcs12
, SECONDARY_EXEC_ENABLE_VPID
);
1371 static inline bool nested_cpu_has_apic_reg_virt(struct vmcs12
*vmcs12
)
1373 return nested_cpu_has2(vmcs12
, SECONDARY_EXEC_APIC_REGISTER_VIRT
);
1376 static inline bool nested_cpu_has_vid(struct vmcs12
*vmcs12
)
1378 return nested_cpu_has2(vmcs12
, SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY
);
1381 static inline bool nested_cpu_has_posted_intr(struct vmcs12
*vmcs12
)
1383 return vmcs12
->pin_based_vm_exec_control
& PIN_BASED_POSTED_INTR
;
1386 static inline bool is_nmi(u32 intr_info
)
1388 return (intr_info
& (INTR_INFO_INTR_TYPE_MASK
| INTR_INFO_VALID_MASK
))
1389 == (INTR_TYPE_NMI_INTR
| INTR_INFO_VALID_MASK
);
1392 static void nested_vmx_vmexit(struct kvm_vcpu
*vcpu
, u32 exit_reason
,
1394 unsigned long exit_qualification
);
1395 static void nested_vmx_entry_failure(struct kvm_vcpu
*vcpu
,
1396 struct vmcs12
*vmcs12
,
1397 u32 reason
, unsigned long qualification
);
1399 static int __find_msr_index(struct vcpu_vmx
*vmx
, u32 msr
)
1403 for (i
= 0; i
< vmx
->nmsrs
; ++i
)
1404 if (vmx_msr_index
[vmx
->guest_msrs
[i
].index
] == msr
)
1409 static inline void __invvpid(int ext
, u16 vpid
, gva_t gva
)
1415 } operand
= { vpid
, 0, gva
};
1417 asm volatile (__ex(ASM_VMX_INVVPID
)
1418 /* CF==1 or ZF==1 --> rc = -1 */
1419 "; ja 1f ; ud2 ; 1:"
1420 : : "a"(&operand
), "c"(ext
) : "cc", "memory");
1423 static inline void __invept(int ext
, u64 eptp
, gpa_t gpa
)
1427 } operand
= {eptp
, gpa
};
1429 asm volatile (__ex(ASM_VMX_INVEPT
)
1430 /* CF==1 or ZF==1 --> rc = -1 */
1431 "; ja 1f ; ud2 ; 1:\n"
1432 : : "a" (&operand
), "c" (ext
) : "cc", "memory");
1435 static struct shared_msr_entry
*find_msr_entry(struct vcpu_vmx
*vmx
, u32 msr
)
1439 i
= __find_msr_index(vmx
, msr
);
1441 return &vmx
->guest_msrs
[i
];
1445 static void vmcs_clear(struct vmcs
*vmcs
)
1447 u64 phys_addr
= __pa(vmcs
);
1450 asm volatile (__ex(ASM_VMX_VMCLEAR_RAX
) "; setna %0"
1451 : "=qm"(error
) : "a"(&phys_addr
), "m"(phys_addr
)
1454 printk(KERN_ERR
"kvm: vmclear fail: %p/%llx\n",
1458 static inline void loaded_vmcs_init(struct loaded_vmcs
*loaded_vmcs
)
1460 vmcs_clear(loaded_vmcs
->vmcs
);
1461 if (loaded_vmcs
->shadow_vmcs
&& loaded_vmcs
->launched
)
1462 vmcs_clear(loaded_vmcs
->shadow_vmcs
);
1463 loaded_vmcs
->cpu
= -1;
1464 loaded_vmcs
->launched
= 0;
1467 static void vmcs_load(struct vmcs
*vmcs
)
1469 u64 phys_addr
= __pa(vmcs
);
1472 asm volatile (__ex(ASM_VMX_VMPTRLD_RAX
) "; setna %0"
1473 : "=qm"(error
) : "a"(&phys_addr
), "m"(phys_addr
)
1476 printk(KERN_ERR
"kvm: vmptrld %p/%llx failed\n",
1480 #ifdef CONFIG_KEXEC_CORE
1482 * This bitmap is used to indicate whether the vmclear
1483 * operation is enabled on all cpus. All disabled by
1486 static cpumask_t crash_vmclear_enabled_bitmap
= CPU_MASK_NONE
;
1488 static inline void crash_enable_local_vmclear(int cpu
)
1490 cpumask_set_cpu(cpu
, &crash_vmclear_enabled_bitmap
);
1493 static inline void crash_disable_local_vmclear(int cpu
)
1495 cpumask_clear_cpu(cpu
, &crash_vmclear_enabled_bitmap
);
1498 static inline int crash_local_vmclear_enabled(int cpu
)
1500 return cpumask_test_cpu(cpu
, &crash_vmclear_enabled_bitmap
);
1503 static void crash_vmclear_local_loaded_vmcss(void)
1505 int cpu
= raw_smp_processor_id();
1506 struct loaded_vmcs
*v
;
1508 if (!crash_local_vmclear_enabled(cpu
))
1511 list_for_each_entry(v
, &per_cpu(loaded_vmcss_on_cpu
, cpu
),
1512 loaded_vmcss_on_cpu_link
)
1513 vmcs_clear(v
->vmcs
);
1516 static inline void crash_enable_local_vmclear(int cpu
) { }
1517 static inline void crash_disable_local_vmclear(int cpu
) { }
1518 #endif /* CONFIG_KEXEC_CORE */
1520 static void __loaded_vmcs_clear(void *arg
)
1522 struct loaded_vmcs
*loaded_vmcs
= arg
;
1523 int cpu
= raw_smp_processor_id();
1525 if (loaded_vmcs
->cpu
!= cpu
)
1526 return; /* vcpu migration can race with cpu offline */
1527 if (per_cpu(current_vmcs
, cpu
) == loaded_vmcs
->vmcs
)
1528 per_cpu(current_vmcs
, cpu
) = NULL
;
1529 crash_disable_local_vmclear(cpu
);
1530 list_del(&loaded_vmcs
->loaded_vmcss_on_cpu_link
);
1533 * we should ensure updating loaded_vmcs->loaded_vmcss_on_cpu_link
1534 * is before setting loaded_vmcs->vcpu to -1 which is done in
1535 * loaded_vmcs_init. Otherwise, other cpu can see vcpu = -1 fist
1536 * then adds the vmcs into percpu list before it is deleted.
1540 loaded_vmcs_init(loaded_vmcs
);
1541 crash_enable_local_vmclear(cpu
);
1544 static void loaded_vmcs_clear(struct loaded_vmcs
*loaded_vmcs
)
1546 int cpu
= loaded_vmcs
->cpu
;
1549 smp_call_function_single(cpu
,
1550 __loaded_vmcs_clear
, loaded_vmcs
, 1);
1553 static inline void vpid_sync_vcpu_single(int vpid
)
1558 if (cpu_has_vmx_invvpid_single())
1559 __invvpid(VMX_VPID_EXTENT_SINGLE_CONTEXT
, vpid
, 0);
1562 static inline void vpid_sync_vcpu_global(void)
1564 if (cpu_has_vmx_invvpid_global())
1565 __invvpid(VMX_VPID_EXTENT_ALL_CONTEXT
, 0, 0);
1568 static inline void vpid_sync_context(int vpid
)
1570 if (cpu_has_vmx_invvpid_single())
1571 vpid_sync_vcpu_single(vpid
);
1573 vpid_sync_vcpu_global();
1576 static inline void ept_sync_global(void)
1578 if (cpu_has_vmx_invept_global())
1579 __invept(VMX_EPT_EXTENT_GLOBAL
, 0, 0);
1582 static inline void ept_sync_context(u64 eptp
)
1585 if (cpu_has_vmx_invept_context())
1586 __invept(VMX_EPT_EXTENT_CONTEXT
, eptp
, 0);
1592 static __always_inline
void vmcs_check16(unsigned long field
)
1594 BUILD_BUG_ON_MSG(__builtin_constant_p(field
) && ((field
) & 0x6001) == 0x2000,
1595 "16-bit accessor invalid for 64-bit field");
1596 BUILD_BUG_ON_MSG(__builtin_constant_p(field
) && ((field
) & 0x6001) == 0x2001,
1597 "16-bit accessor invalid for 64-bit high field");
1598 BUILD_BUG_ON_MSG(__builtin_constant_p(field
) && ((field
) & 0x6000) == 0x4000,
1599 "16-bit accessor invalid for 32-bit high field");
1600 BUILD_BUG_ON_MSG(__builtin_constant_p(field
) && ((field
) & 0x6000) == 0x6000,
1601 "16-bit accessor invalid for natural width field");
1604 static __always_inline
void vmcs_check32(unsigned long field
)
1606 BUILD_BUG_ON_MSG(__builtin_constant_p(field
) && ((field
) & 0x6000) == 0,
1607 "32-bit accessor invalid for 16-bit field");
1608 BUILD_BUG_ON_MSG(__builtin_constant_p(field
) && ((field
) & 0x6000) == 0x6000,
1609 "32-bit accessor invalid for natural width field");
1612 static __always_inline
void vmcs_check64(unsigned long field
)
1614 BUILD_BUG_ON_MSG(__builtin_constant_p(field
) && ((field
) & 0x6000) == 0,
1615 "64-bit accessor invalid for 16-bit field");
1616 BUILD_BUG_ON_MSG(__builtin_constant_p(field
) && ((field
) & 0x6001) == 0x2001,
1617 "64-bit accessor invalid for 64-bit high field");
1618 BUILD_BUG_ON_MSG(__builtin_constant_p(field
) && ((field
) & 0x6000) == 0x4000,
1619 "64-bit accessor invalid for 32-bit field");
1620 BUILD_BUG_ON_MSG(__builtin_constant_p(field
) && ((field
) & 0x6000) == 0x6000,
1621 "64-bit accessor invalid for natural width field");
1624 static __always_inline
void vmcs_checkl(unsigned long field
)
1626 BUILD_BUG_ON_MSG(__builtin_constant_p(field
) && ((field
) & 0x6000) == 0,
1627 "Natural width accessor invalid for 16-bit field");
1628 BUILD_BUG_ON_MSG(__builtin_constant_p(field
) && ((field
) & 0x6001) == 0x2000,
1629 "Natural width accessor invalid for 64-bit field");
1630 BUILD_BUG_ON_MSG(__builtin_constant_p(field
) && ((field
) & 0x6001) == 0x2001,
1631 "Natural width accessor invalid for 64-bit high field");
1632 BUILD_BUG_ON_MSG(__builtin_constant_p(field
) && ((field
) & 0x6000) == 0x4000,
1633 "Natural width accessor invalid for 32-bit field");
1636 static __always_inline
unsigned long __vmcs_readl(unsigned long field
)
1638 unsigned long value
;
1640 asm volatile (__ex_clear(ASM_VMX_VMREAD_RDX_RAX
, "%0")
1641 : "=a"(value
) : "d"(field
) : "cc");
1645 static __always_inline u16
vmcs_read16(unsigned long field
)
1647 vmcs_check16(field
);
1648 return __vmcs_readl(field
);
1651 static __always_inline u32
vmcs_read32(unsigned long field
)
1653 vmcs_check32(field
);
1654 return __vmcs_readl(field
);
1657 static __always_inline u64
vmcs_read64(unsigned long field
)
1659 vmcs_check64(field
);
1660 #ifdef CONFIG_X86_64
1661 return __vmcs_readl(field
);
1663 return __vmcs_readl(field
) | ((u64
)__vmcs_readl(field
+1) << 32);
1667 static __always_inline
unsigned long vmcs_readl(unsigned long field
)
1670 return __vmcs_readl(field
);
1673 static noinline
void vmwrite_error(unsigned long field
, unsigned long value
)
1675 printk(KERN_ERR
"vmwrite error: reg %lx value %lx (err %d)\n",
1676 field
, value
, vmcs_read32(VM_INSTRUCTION_ERROR
));
1680 static __always_inline
void __vmcs_writel(unsigned long field
, unsigned long value
)
1684 asm volatile (__ex(ASM_VMX_VMWRITE_RAX_RDX
) "; setna %0"
1685 : "=q"(error
) : "a"(value
), "d"(field
) : "cc");
1686 if (unlikely(error
))
1687 vmwrite_error(field
, value
);
1690 static __always_inline
void vmcs_write16(unsigned long field
, u16 value
)
1692 vmcs_check16(field
);
1693 __vmcs_writel(field
, value
);
1696 static __always_inline
void vmcs_write32(unsigned long field
, u32 value
)
1698 vmcs_check32(field
);
1699 __vmcs_writel(field
, value
);
1702 static __always_inline
void vmcs_write64(unsigned long field
, u64 value
)
1704 vmcs_check64(field
);
1705 __vmcs_writel(field
, value
);
1706 #ifndef CONFIG_X86_64
1708 __vmcs_writel(field
+1, value
>> 32);
1712 static __always_inline
void vmcs_writel(unsigned long field
, unsigned long value
)
1715 __vmcs_writel(field
, value
);
1718 static __always_inline
void vmcs_clear_bits(unsigned long field
, u32 mask
)
1720 BUILD_BUG_ON_MSG(__builtin_constant_p(field
) && ((field
) & 0x6000) == 0x2000,
1721 "vmcs_clear_bits does not support 64-bit fields");
1722 __vmcs_writel(field
, __vmcs_readl(field
) & ~mask
);
1725 static __always_inline
void vmcs_set_bits(unsigned long field
, u32 mask
)
1727 BUILD_BUG_ON_MSG(__builtin_constant_p(field
) && ((field
) & 0x6000) == 0x2000,
1728 "vmcs_set_bits does not support 64-bit fields");
1729 __vmcs_writel(field
, __vmcs_readl(field
) | mask
);
1732 static inline void vm_entry_controls_reset_shadow(struct vcpu_vmx
*vmx
)
1734 vmx
->vm_entry_controls_shadow
= vmcs_read32(VM_ENTRY_CONTROLS
);
1737 static inline void vm_entry_controls_init(struct vcpu_vmx
*vmx
, u32 val
)
1739 vmcs_write32(VM_ENTRY_CONTROLS
, val
);
1740 vmx
->vm_entry_controls_shadow
= val
;
1743 static inline void vm_entry_controls_set(struct vcpu_vmx
*vmx
, u32 val
)
1745 if (vmx
->vm_entry_controls_shadow
!= val
)
1746 vm_entry_controls_init(vmx
, val
);
1749 static inline u32
vm_entry_controls_get(struct vcpu_vmx
*vmx
)
1751 return vmx
->vm_entry_controls_shadow
;
1755 static inline void vm_entry_controls_setbit(struct vcpu_vmx
*vmx
, u32 val
)
1757 vm_entry_controls_set(vmx
, vm_entry_controls_get(vmx
) | val
);
1760 static inline void vm_entry_controls_clearbit(struct vcpu_vmx
*vmx
, u32 val
)
1762 vm_entry_controls_set(vmx
, vm_entry_controls_get(vmx
) & ~val
);
1765 static inline void vm_exit_controls_reset_shadow(struct vcpu_vmx
*vmx
)
1767 vmx
->vm_exit_controls_shadow
= vmcs_read32(VM_EXIT_CONTROLS
);
1770 static inline void vm_exit_controls_init(struct vcpu_vmx
*vmx
, u32 val
)
1772 vmcs_write32(VM_EXIT_CONTROLS
, val
);
1773 vmx
->vm_exit_controls_shadow
= val
;
1776 static inline void vm_exit_controls_set(struct vcpu_vmx
*vmx
, u32 val
)
1778 if (vmx
->vm_exit_controls_shadow
!= val
)
1779 vm_exit_controls_init(vmx
, val
);
1782 static inline u32
vm_exit_controls_get(struct vcpu_vmx
*vmx
)
1784 return vmx
->vm_exit_controls_shadow
;
1788 static inline void vm_exit_controls_setbit(struct vcpu_vmx
*vmx
, u32 val
)
1790 vm_exit_controls_set(vmx
, vm_exit_controls_get(vmx
) | val
);
1793 static inline void vm_exit_controls_clearbit(struct vcpu_vmx
*vmx
, u32 val
)
1795 vm_exit_controls_set(vmx
, vm_exit_controls_get(vmx
) & ~val
);
1798 static void vmx_segment_cache_clear(struct vcpu_vmx
*vmx
)
1800 vmx
->segment_cache
.bitmask
= 0;
1803 static bool vmx_segment_cache_test_set(struct vcpu_vmx
*vmx
, unsigned seg
,
1807 u32 mask
= 1 << (seg
* SEG_FIELD_NR
+ field
);
1809 if (!(vmx
->vcpu
.arch
.regs_avail
& (1 << VCPU_EXREG_SEGMENTS
))) {
1810 vmx
->vcpu
.arch
.regs_avail
|= (1 << VCPU_EXREG_SEGMENTS
);
1811 vmx
->segment_cache
.bitmask
= 0;
1813 ret
= vmx
->segment_cache
.bitmask
& mask
;
1814 vmx
->segment_cache
.bitmask
|= mask
;
1818 static u16
vmx_read_guest_seg_selector(struct vcpu_vmx
*vmx
, unsigned seg
)
1820 u16
*p
= &vmx
->segment_cache
.seg
[seg
].selector
;
1822 if (!vmx_segment_cache_test_set(vmx
, seg
, SEG_FIELD_SEL
))
1823 *p
= vmcs_read16(kvm_vmx_segment_fields
[seg
].selector
);
1827 static ulong
vmx_read_guest_seg_base(struct vcpu_vmx
*vmx
, unsigned seg
)
1829 ulong
*p
= &vmx
->segment_cache
.seg
[seg
].base
;
1831 if (!vmx_segment_cache_test_set(vmx
, seg
, SEG_FIELD_BASE
))
1832 *p
= vmcs_readl(kvm_vmx_segment_fields
[seg
].base
);
1836 static u32
vmx_read_guest_seg_limit(struct vcpu_vmx
*vmx
, unsigned seg
)
1838 u32
*p
= &vmx
->segment_cache
.seg
[seg
].limit
;
1840 if (!vmx_segment_cache_test_set(vmx
, seg
, SEG_FIELD_LIMIT
))
1841 *p
= vmcs_read32(kvm_vmx_segment_fields
[seg
].limit
);
1845 static u32
vmx_read_guest_seg_ar(struct vcpu_vmx
*vmx
, unsigned seg
)
1847 u32
*p
= &vmx
->segment_cache
.seg
[seg
].ar
;
1849 if (!vmx_segment_cache_test_set(vmx
, seg
, SEG_FIELD_AR
))
1850 *p
= vmcs_read32(kvm_vmx_segment_fields
[seg
].ar_bytes
);
1854 static void update_exception_bitmap(struct kvm_vcpu
*vcpu
)
1858 eb
= (1u << PF_VECTOR
) | (1u << UD_VECTOR
) | (1u << MC_VECTOR
) |
1859 (1u << DB_VECTOR
) | (1u << AC_VECTOR
);
1860 if ((vcpu
->guest_debug
&
1861 (KVM_GUESTDBG_ENABLE
| KVM_GUESTDBG_USE_SW_BP
)) ==
1862 (KVM_GUESTDBG_ENABLE
| KVM_GUESTDBG_USE_SW_BP
))
1863 eb
|= 1u << BP_VECTOR
;
1864 if (to_vmx(vcpu
)->rmode
.vm86_active
)
1867 eb
&= ~(1u << PF_VECTOR
); /* bypass_guest_pf = 0 */
1869 /* When we are running a nested L2 guest and L1 specified for it a
1870 * certain exception bitmap, we must trap the same exceptions and pass
1871 * them to L1. When running L2, we will only handle the exceptions
1872 * specified above if L1 did not want them.
1874 if (is_guest_mode(vcpu
))
1875 eb
|= get_vmcs12(vcpu
)->exception_bitmap
;
1877 vmcs_write32(EXCEPTION_BITMAP
, eb
);
1880 static void clear_atomic_switch_msr_special(struct vcpu_vmx
*vmx
,
1881 unsigned long entry
, unsigned long exit
)
1883 vm_entry_controls_clearbit(vmx
, entry
);
1884 vm_exit_controls_clearbit(vmx
, exit
);
1887 static void clear_atomic_switch_msr(struct vcpu_vmx
*vmx
, unsigned msr
)
1890 struct msr_autoload
*m
= &vmx
->msr_autoload
;
1894 if (cpu_has_load_ia32_efer
) {
1895 clear_atomic_switch_msr_special(vmx
,
1896 VM_ENTRY_LOAD_IA32_EFER
,
1897 VM_EXIT_LOAD_IA32_EFER
);
1901 case MSR_CORE_PERF_GLOBAL_CTRL
:
1902 if (cpu_has_load_perf_global_ctrl
) {
1903 clear_atomic_switch_msr_special(vmx
,
1904 VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL
,
1905 VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL
);
1911 for (i
= 0; i
< m
->nr
; ++i
)
1912 if (m
->guest
[i
].index
== msr
)
1918 m
->guest
[i
] = m
->guest
[m
->nr
];
1919 m
->host
[i
] = m
->host
[m
->nr
];
1920 vmcs_write32(VM_ENTRY_MSR_LOAD_COUNT
, m
->nr
);
1921 vmcs_write32(VM_EXIT_MSR_LOAD_COUNT
, m
->nr
);
1924 static void add_atomic_switch_msr_special(struct vcpu_vmx
*vmx
,
1925 unsigned long entry
, unsigned long exit
,
1926 unsigned long guest_val_vmcs
, unsigned long host_val_vmcs
,
1927 u64 guest_val
, u64 host_val
)
1929 vmcs_write64(guest_val_vmcs
, guest_val
);
1930 vmcs_write64(host_val_vmcs
, host_val
);
1931 vm_entry_controls_setbit(vmx
, entry
);
1932 vm_exit_controls_setbit(vmx
, exit
);
1935 static void add_atomic_switch_msr(struct vcpu_vmx
*vmx
, unsigned msr
,
1936 u64 guest_val
, u64 host_val
)
1939 struct msr_autoload
*m
= &vmx
->msr_autoload
;
1943 if (cpu_has_load_ia32_efer
) {
1944 add_atomic_switch_msr_special(vmx
,
1945 VM_ENTRY_LOAD_IA32_EFER
,
1946 VM_EXIT_LOAD_IA32_EFER
,
1949 guest_val
, host_val
);
1953 case MSR_CORE_PERF_GLOBAL_CTRL
:
1954 if (cpu_has_load_perf_global_ctrl
) {
1955 add_atomic_switch_msr_special(vmx
,
1956 VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL
,
1957 VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL
,
1958 GUEST_IA32_PERF_GLOBAL_CTRL
,
1959 HOST_IA32_PERF_GLOBAL_CTRL
,
1960 guest_val
, host_val
);
1964 case MSR_IA32_PEBS_ENABLE
:
1965 /* PEBS needs a quiescent period after being disabled (to write
1966 * a record). Disabling PEBS through VMX MSR swapping doesn't
1967 * provide that period, so a CPU could write host's record into
1970 wrmsrl(MSR_IA32_PEBS_ENABLE
, 0);
1973 for (i
= 0; i
< m
->nr
; ++i
)
1974 if (m
->guest
[i
].index
== msr
)
1977 if (i
== NR_AUTOLOAD_MSRS
) {
1978 printk_once(KERN_WARNING
"Not enough msr switch entries. "
1979 "Can't add msr %x\n", msr
);
1981 } else if (i
== m
->nr
) {
1983 vmcs_write32(VM_ENTRY_MSR_LOAD_COUNT
, m
->nr
);
1984 vmcs_write32(VM_EXIT_MSR_LOAD_COUNT
, m
->nr
);
1987 m
->guest
[i
].index
= msr
;
1988 m
->guest
[i
].value
= guest_val
;
1989 m
->host
[i
].index
= msr
;
1990 m
->host
[i
].value
= host_val
;
1993 static bool update_transition_efer(struct vcpu_vmx
*vmx
, int efer_offset
)
1995 u64 guest_efer
= vmx
->vcpu
.arch
.efer
;
1996 u64 ignore_bits
= 0;
2000 * NX is needed to handle CR0.WP=1, CR4.SMEP=1. Testing
2001 * host CPUID is more efficient than testing guest CPUID
2002 * or CR4. Host SMEP is anyway a requirement for guest SMEP.
2004 if (boot_cpu_has(X86_FEATURE_SMEP
))
2005 guest_efer
|= EFER_NX
;
2006 else if (!(guest_efer
& EFER_NX
))
2007 ignore_bits
|= EFER_NX
;
2011 * LMA and LME handled by hardware; SCE meaningless outside long mode.
2013 ignore_bits
|= EFER_SCE
;
2014 #ifdef CONFIG_X86_64
2015 ignore_bits
|= EFER_LMA
| EFER_LME
;
2016 /* SCE is meaningful only in long mode on Intel */
2017 if (guest_efer
& EFER_LMA
)
2018 ignore_bits
&= ~(u64
)EFER_SCE
;
2021 clear_atomic_switch_msr(vmx
, MSR_EFER
);
2024 * On EPT, we can't emulate NX, so we must switch EFER atomically.
2025 * On CPUs that support "load IA32_EFER", always switch EFER
2026 * atomically, since it's faster than switching it manually.
2028 if (cpu_has_load_ia32_efer
||
2029 (enable_ept
&& ((vmx
->vcpu
.arch
.efer
^ host_efer
) & EFER_NX
))) {
2030 if (!(guest_efer
& EFER_LMA
))
2031 guest_efer
&= ~EFER_LME
;
2032 if (guest_efer
!= host_efer
)
2033 add_atomic_switch_msr(vmx
, MSR_EFER
,
2034 guest_efer
, host_efer
);
2037 guest_efer
&= ~ignore_bits
;
2038 guest_efer
|= host_efer
& ignore_bits
;
2040 vmx
->guest_msrs
[efer_offset
].data
= guest_efer
;
2041 vmx
->guest_msrs
[efer_offset
].mask
= ~ignore_bits
;
2047 #ifdef CONFIG_X86_32
2049 * On 32-bit kernels, VM exits still load the FS and GS bases from the
2050 * VMCS rather than the segment table. KVM uses this helper to figure
2051 * out the current bases to poke them into the VMCS before entry.
2053 static unsigned long segment_base(u16 selector
)
2055 struct desc_ptr
*gdt
= this_cpu_ptr(&host_gdt
);
2056 struct desc_struct
*table
;
2059 if (!(selector
& ~SEGMENT_RPL_MASK
))
2062 table
= (struct desc_struct
*)gdt
->address
;
2064 if ((selector
& SEGMENT_TI_MASK
) == SEGMENT_LDT
) {
2065 u16 ldt_selector
= kvm_read_ldt();
2067 if (!(ldt_selector
& ~SEGMENT_RPL_MASK
))
2070 table
= (struct desc_struct
*)segment_base(ldt_selector
);
2072 v
= get_desc_base(&table
[selector
>> 3]);
2077 static void vmx_save_host_state(struct kvm_vcpu
*vcpu
)
2079 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
2082 if (vmx
->host_state
.loaded
)
2085 vmx
->host_state
.loaded
= 1;
2087 * Set host fs and gs selectors. Unfortunately, 22.2.3 does not
2088 * allow segment selectors with cpl > 0 or ti == 1.
2090 vmx
->host_state
.ldt_sel
= kvm_read_ldt();
2091 vmx
->host_state
.gs_ldt_reload_needed
= vmx
->host_state
.ldt_sel
;
2092 savesegment(fs
, vmx
->host_state
.fs_sel
);
2093 if (!(vmx
->host_state
.fs_sel
& 7)) {
2094 vmcs_write16(HOST_FS_SELECTOR
, vmx
->host_state
.fs_sel
);
2095 vmx
->host_state
.fs_reload_needed
= 0;
2097 vmcs_write16(HOST_FS_SELECTOR
, 0);
2098 vmx
->host_state
.fs_reload_needed
= 1;
2100 savesegment(gs
, vmx
->host_state
.gs_sel
);
2101 if (!(vmx
->host_state
.gs_sel
& 7))
2102 vmcs_write16(HOST_GS_SELECTOR
, vmx
->host_state
.gs_sel
);
2104 vmcs_write16(HOST_GS_SELECTOR
, 0);
2105 vmx
->host_state
.gs_ldt_reload_needed
= 1;
2108 #ifdef CONFIG_X86_64
2109 savesegment(ds
, vmx
->host_state
.ds_sel
);
2110 savesegment(es
, vmx
->host_state
.es_sel
);
2113 #ifdef CONFIG_X86_64
2114 vmcs_writel(HOST_FS_BASE
, read_msr(MSR_FS_BASE
));
2115 vmcs_writel(HOST_GS_BASE
, read_msr(MSR_GS_BASE
));
2117 vmcs_writel(HOST_FS_BASE
, segment_base(vmx
->host_state
.fs_sel
));
2118 vmcs_writel(HOST_GS_BASE
, segment_base(vmx
->host_state
.gs_sel
));
2121 #ifdef CONFIG_X86_64
2122 rdmsrl(MSR_KERNEL_GS_BASE
, vmx
->msr_host_kernel_gs_base
);
2123 if (is_long_mode(&vmx
->vcpu
))
2124 wrmsrl(MSR_KERNEL_GS_BASE
, vmx
->msr_guest_kernel_gs_base
);
2126 if (boot_cpu_has(X86_FEATURE_MPX
))
2127 rdmsrl(MSR_IA32_BNDCFGS
, vmx
->host_state
.msr_host_bndcfgs
);
2128 for (i
= 0; i
< vmx
->save_nmsrs
; ++i
)
2129 kvm_set_shared_msr(vmx
->guest_msrs
[i
].index
,
2130 vmx
->guest_msrs
[i
].data
,
2131 vmx
->guest_msrs
[i
].mask
);
2134 static void __vmx_load_host_state(struct vcpu_vmx
*vmx
)
2136 if (!vmx
->host_state
.loaded
)
2139 ++vmx
->vcpu
.stat
.host_state_reload
;
2140 vmx
->host_state
.loaded
= 0;
2141 #ifdef CONFIG_X86_64
2142 if (is_long_mode(&vmx
->vcpu
))
2143 rdmsrl(MSR_KERNEL_GS_BASE
, vmx
->msr_guest_kernel_gs_base
);
2145 if (vmx
->host_state
.gs_ldt_reload_needed
) {
2146 kvm_load_ldt(vmx
->host_state
.ldt_sel
);
2147 #ifdef CONFIG_X86_64
2148 load_gs_index(vmx
->host_state
.gs_sel
);
2150 loadsegment(gs
, vmx
->host_state
.gs_sel
);
2153 if (vmx
->host_state
.fs_reload_needed
)
2154 loadsegment(fs
, vmx
->host_state
.fs_sel
);
2155 #ifdef CONFIG_X86_64
2156 if (unlikely(vmx
->host_state
.ds_sel
| vmx
->host_state
.es_sel
)) {
2157 loadsegment(ds
, vmx
->host_state
.ds_sel
);
2158 loadsegment(es
, vmx
->host_state
.es_sel
);
2161 invalidate_tss_limit();
2162 #ifdef CONFIG_X86_64
2163 wrmsrl(MSR_KERNEL_GS_BASE
, vmx
->msr_host_kernel_gs_base
);
2165 if (vmx
->host_state
.msr_host_bndcfgs
)
2166 wrmsrl(MSR_IA32_BNDCFGS
, vmx
->host_state
.msr_host_bndcfgs
);
2167 load_gdt(this_cpu_ptr(&host_gdt
));
2170 static void vmx_load_host_state(struct vcpu_vmx
*vmx
)
2173 __vmx_load_host_state(vmx
);
2177 static void vmx_vcpu_pi_load(struct kvm_vcpu
*vcpu
, int cpu
)
2179 struct pi_desc
*pi_desc
= vcpu_to_pi_desc(vcpu
);
2180 struct pi_desc old
, new;
2183 if (!kvm_arch_has_assigned_device(vcpu
->kvm
) ||
2184 !irq_remapping_cap(IRQ_POSTING_CAP
) ||
2185 !kvm_vcpu_apicv_active(vcpu
))
2189 old
.control
= new.control
= pi_desc
->control
;
2192 * If 'nv' field is POSTED_INTR_WAKEUP_VECTOR, there
2193 * are two possible cases:
2194 * 1. After running 'pre_block', context switch
2195 * happened. For this case, 'sn' was set in
2196 * vmx_vcpu_put(), so we need to clear it here.
2197 * 2. After running 'pre_block', we were blocked,
2198 * and woken up by some other guy. For this case,
2199 * we don't need to do anything, 'pi_post_block'
2200 * will do everything for us. However, we cannot
2201 * check whether it is case #1 or case #2 here
2202 * (maybe, not needed), so we also clear sn here,
2203 * I think it is not a big deal.
2205 if (pi_desc
->nv
!= POSTED_INTR_WAKEUP_VECTOR
) {
2206 if (vcpu
->cpu
!= cpu
) {
2207 dest
= cpu_physical_id(cpu
);
2209 if (x2apic_enabled())
2212 new.ndst
= (dest
<< 8) & 0xFF00;
2215 /* set 'NV' to 'notification vector' */
2216 new.nv
= POSTED_INTR_VECTOR
;
2219 /* Allow posting non-urgent interrupts */
2221 } while (cmpxchg(&pi_desc
->control
, old
.control
,
2222 new.control
) != old
.control
);
2225 static void decache_tsc_multiplier(struct vcpu_vmx
*vmx
)
2227 vmx
->current_tsc_ratio
= vmx
->vcpu
.arch
.tsc_scaling_ratio
;
2228 vmcs_write64(TSC_MULTIPLIER
, vmx
->current_tsc_ratio
);
2232 * Switches to specified vcpu, until a matching vcpu_put(), but assumes
2233 * vcpu mutex is already taken.
2235 static void vmx_vcpu_load(struct kvm_vcpu
*vcpu
, int cpu
)
2237 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
2238 u64 phys_addr
= __pa(per_cpu(vmxarea
, cpu
));
2239 bool already_loaded
= vmx
->loaded_vmcs
->cpu
== cpu
;
2242 kvm_cpu_vmxon(phys_addr
);
2243 else if (!already_loaded
)
2244 loaded_vmcs_clear(vmx
->loaded_vmcs
);
2246 if (!already_loaded
) {
2247 local_irq_disable();
2248 crash_disable_local_vmclear(cpu
);
2251 * Read loaded_vmcs->cpu should be before fetching
2252 * loaded_vmcs->loaded_vmcss_on_cpu_link.
2253 * See the comments in __loaded_vmcs_clear().
2257 list_add(&vmx
->loaded_vmcs
->loaded_vmcss_on_cpu_link
,
2258 &per_cpu(loaded_vmcss_on_cpu
, cpu
));
2259 crash_enable_local_vmclear(cpu
);
2263 if (per_cpu(current_vmcs
, cpu
) != vmx
->loaded_vmcs
->vmcs
) {
2264 per_cpu(current_vmcs
, cpu
) = vmx
->loaded_vmcs
->vmcs
;
2265 vmcs_load(vmx
->loaded_vmcs
->vmcs
);
2268 if (!already_loaded
) {
2269 struct desc_ptr
*gdt
= this_cpu_ptr(&host_gdt
);
2270 unsigned long sysenter_esp
;
2272 kvm_make_request(KVM_REQ_TLB_FLUSH
, vcpu
);
2275 * Linux uses per-cpu TSS and GDT, so set these when switching
2276 * processors. See 22.2.4.
2278 vmcs_writel(HOST_TR_BASE
,
2279 (unsigned long)this_cpu_ptr(&cpu_tss
));
2280 vmcs_writel(HOST_GDTR_BASE
, gdt
->address
);
2283 * VM exits change the host TR limit to 0x67 after a VM
2284 * exit. This is okay, since 0x67 covers everything except
2285 * the IO bitmap and have have code to handle the IO bitmap
2286 * being lost after a VM exit.
2288 BUILD_BUG_ON(IO_BITMAP_OFFSET
- 1 != 0x67);
2290 rdmsrl(MSR_IA32_SYSENTER_ESP
, sysenter_esp
);
2291 vmcs_writel(HOST_IA32_SYSENTER_ESP
, sysenter_esp
); /* 22.2.3 */
2293 vmx
->loaded_vmcs
->cpu
= cpu
;
2296 /* Setup TSC multiplier */
2297 if (kvm_has_tsc_control
&&
2298 vmx
->current_tsc_ratio
!= vcpu
->arch
.tsc_scaling_ratio
)
2299 decache_tsc_multiplier(vmx
);
2301 vmx_vcpu_pi_load(vcpu
, cpu
);
2302 vmx
->host_pkru
= read_pkru();
2305 static void vmx_vcpu_pi_put(struct kvm_vcpu
*vcpu
)
2307 struct pi_desc
*pi_desc
= vcpu_to_pi_desc(vcpu
);
2309 if (!kvm_arch_has_assigned_device(vcpu
->kvm
) ||
2310 !irq_remapping_cap(IRQ_POSTING_CAP
) ||
2311 !kvm_vcpu_apicv_active(vcpu
))
2314 /* Set SN when the vCPU is preempted */
2315 if (vcpu
->preempted
)
2319 static void vmx_vcpu_put(struct kvm_vcpu
*vcpu
)
2321 vmx_vcpu_pi_put(vcpu
);
2323 __vmx_load_host_state(to_vmx(vcpu
));
2324 if (!vmm_exclusive
) {
2325 __loaded_vmcs_clear(to_vmx(vcpu
)->loaded_vmcs
);
2331 static void vmx_decache_cr0_guest_bits(struct kvm_vcpu
*vcpu
);
2334 * Return the cr0 value that a nested guest would read. This is a combination
2335 * of the real cr0 used to run the guest (guest_cr0), and the bits shadowed by
2336 * its hypervisor (cr0_read_shadow).
2338 static inline unsigned long nested_read_cr0(struct vmcs12
*fields
)
2340 return (fields
->guest_cr0
& ~fields
->cr0_guest_host_mask
) |
2341 (fields
->cr0_read_shadow
& fields
->cr0_guest_host_mask
);
2343 static inline unsigned long nested_read_cr4(struct vmcs12
*fields
)
2345 return (fields
->guest_cr4
& ~fields
->cr4_guest_host_mask
) |
2346 (fields
->cr4_read_shadow
& fields
->cr4_guest_host_mask
);
2349 static unsigned long vmx_get_rflags(struct kvm_vcpu
*vcpu
)
2351 unsigned long rflags
, save_rflags
;
2353 if (!test_bit(VCPU_EXREG_RFLAGS
, (ulong
*)&vcpu
->arch
.regs_avail
)) {
2354 __set_bit(VCPU_EXREG_RFLAGS
, (ulong
*)&vcpu
->arch
.regs_avail
);
2355 rflags
= vmcs_readl(GUEST_RFLAGS
);
2356 if (to_vmx(vcpu
)->rmode
.vm86_active
) {
2357 rflags
&= RMODE_GUEST_OWNED_EFLAGS_BITS
;
2358 save_rflags
= to_vmx(vcpu
)->rmode
.save_rflags
;
2359 rflags
|= save_rflags
& ~RMODE_GUEST_OWNED_EFLAGS_BITS
;
2361 to_vmx(vcpu
)->rflags
= rflags
;
2363 return to_vmx(vcpu
)->rflags
;
2366 static void vmx_set_rflags(struct kvm_vcpu
*vcpu
, unsigned long rflags
)
2368 __set_bit(VCPU_EXREG_RFLAGS
, (ulong
*)&vcpu
->arch
.regs_avail
);
2369 to_vmx(vcpu
)->rflags
= rflags
;
2370 if (to_vmx(vcpu
)->rmode
.vm86_active
) {
2371 to_vmx(vcpu
)->rmode
.save_rflags
= rflags
;
2372 rflags
|= X86_EFLAGS_IOPL
| X86_EFLAGS_VM
;
2374 vmcs_writel(GUEST_RFLAGS
, rflags
);
2377 static u32
vmx_get_pkru(struct kvm_vcpu
*vcpu
)
2379 return to_vmx(vcpu
)->guest_pkru
;
2382 static u32
vmx_get_interrupt_shadow(struct kvm_vcpu
*vcpu
)
2384 u32 interruptibility
= vmcs_read32(GUEST_INTERRUPTIBILITY_INFO
);
2387 if (interruptibility
& GUEST_INTR_STATE_STI
)
2388 ret
|= KVM_X86_SHADOW_INT_STI
;
2389 if (interruptibility
& GUEST_INTR_STATE_MOV_SS
)
2390 ret
|= KVM_X86_SHADOW_INT_MOV_SS
;
2395 static void vmx_set_interrupt_shadow(struct kvm_vcpu
*vcpu
, int mask
)
2397 u32 interruptibility_old
= vmcs_read32(GUEST_INTERRUPTIBILITY_INFO
);
2398 u32 interruptibility
= interruptibility_old
;
2400 interruptibility
&= ~(GUEST_INTR_STATE_STI
| GUEST_INTR_STATE_MOV_SS
);
2402 if (mask
& KVM_X86_SHADOW_INT_MOV_SS
)
2403 interruptibility
|= GUEST_INTR_STATE_MOV_SS
;
2404 else if (mask
& KVM_X86_SHADOW_INT_STI
)
2405 interruptibility
|= GUEST_INTR_STATE_STI
;
2407 if ((interruptibility
!= interruptibility_old
))
2408 vmcs_write32(GUEST_INTERRUPTIBILITY_INFO
, interruptibility
);
2411 static void skip_emulated_instruction(struct kvm_vcpu
*vcpu
)
2415 rip
= kvm_rip_read(vcpu
);
2416 rip
+= vmcs_read32(VM_EXIT_INSTRUCTION_LEN
);
2417 kvm_rip_write(vcpu
, rip
);
2419 /* skipping an emulated instruction also counts */
2420 vmx_set_interrupt_shadow(vcpu
, 0);
2424 * KVM wants to inject page-faults which it got to the guest. This function
2425 * checks whether in a nested guest, we need to inject them to L1 or L2.
2427 static int nested_vmx_check_exception(struct kvm_vcpu
*vcpu
, unsigned nr
)
2429 struct vmcs12
*vmcs12
= get_vmcs12(vcpu
);
2431 if (!(vmcs12
->exception_bitmap
& (1u << nr
)))
2434 nested_vmx_vmexit(vcpu
, to_vmx(vcpu
)->exit_reason
,
2435 vmcs_read32(VM_EXIT_INTR_INFO
),
2436 vmcs_readl(EXIT_QUALIFICATION
));
2440 static void vmx_queue_exception(struct kvm_vcpu
*vcpu
, unsigned nr
,
2441 bool has_error_code
, u32 error_code
,
2444 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
2445 u32 intr_info
= nr
| INTR_INFO_VALID_MASK
;
2447 if (!reinject
&& is_guest_mode(vcpu
) &&
2448 nested_vmx_check_exception(vcpu
, nr
))
2451 if (has_error_code
) {
2452 vmcs_write32(VM_ENTRY_EXCEPTION_ERROR_CODE
, error_code
);
2453 intr_info
|= INTR_INFO_DELIVER_CODE_MASK
;
2456 if (vmx
->rmode
.vm86_active
) {
2458 if (kvm_exception_is_soft(nr
))
2459 inc_eip
= vcpu
->arch
.event_exit_inst_len
;
2460 if (kvm_inject_realmode_interrupt(vcpu
, nr
, inc_eip
) != EMULATE_DONE
)
2461 kvm_make_request(KVM_REQ_TRIPLE_FAULT
, vcpu
);
2465 if (kvm_exception_is_soft(nr
)) {
2466 vmcs_write32(VM_ENTRY_INSTRUCTION_LEN
,
2467 vmx
->vcpu
.arch
.event_exit_inst_len
);
2468 intr_info
|= INTR_TYPE_SOFT_EXCEPTION
;
2470 intr_info
|= INTR_TYPE_HARD_EXCEPTION
;
2472 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD
, intr_info
);
2475 static bool vmx_rdtscp_supported(void)
2477 return cpu_has_vmx_rdtscp();
2480 static bool vmx_invpcid_supported(void)
2482 return cpu_has_vmx_invpcid() && enable_ept
;
2486 * Swap MSR entry in host/guest MSR entry array.
2488 static void move_msr_up(struct vcpu_vmx
*vmx
, int from
, int to
)
2490 struct shared_msr_entry tmp
;
2492 tmp
= vmx
->guest_msrs
[to
];
2493 vmx
->guest_msrs
[to
] = vmx
->guest_msrs
[from
];
2494 vmx
->guest_msrs
[from
] = tmp
;
2497 static void vmx_set_msr_bitmap(struct kvm_vcpu
*vcpu
)
2499 unsigned long *msr_bitmap
;
2501 if (is_guest_mode(vcpu
))
2502 msr_bitmap
= to_vmx(vcpu
)->nested
.msr_bitmap
;
2503 else if (cpu_has_secondary_exec_ctrls() &&
2504 (vmcs_read32(SECONDARY_VM_EXEC_CONTROL
) &
2505 SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE
)) {
2506 if (enable_apicv
&& kvm_vcpu_apicv_active(vcpu
)) {
2507 if (is_long_mode(vcpu
))
2508 msr_bitmap
= vmx_msr_bitmap_longmode_x2apic_apicv
;
2510 msr_bitmap
= vmx_msr_bitmap_legacy_x2apic_apicv
;
2512 if (is_long_mode(vcpu
))
2513 msr_bitmap
= vmx_msr_bitmap_longmode_x2apic
;
2515 msr_bitmap
= vmx_msr_bitmap_legacy_x2apic
;
2518 if (is_long_mode(vcpu
))
2519 msr_bitmap
= vmx_msr_bitmap_longmode
;
2521 msr_bitmap
= vmx_msr_bitmap_legacy
;
2524 vmcs_write64(MSR_BITMAP
, __pa(msr_bitmap
));
2528 * Set up the vmcs to automatically save and restore system
2529 * msrs. Don't touch the 64-bit msrs if the guest is in legacy
2530 * mode, as fiddling with msrs is very expensive.
2532 static void setup_msrs(struct vcpu_vmx
*vmx
)
2534 int save_nmsrs
, index
;
2537 #ifdef CONFIG_X86_64
2538 if (is_long_mode(&vmx
->vcpu
)) {
2539 index
= __find_msr_index(vmx
, MSR_SYSCALL_MASK
);
2541 move_msr_up(vmx
, index
, save_nmsrs
++);
2542 index
= __find_msr_index(vmx
, MSR_LSTAR
);
2544 move_msr_up(vmx
, index
, save_nmsrs
++);
2545 index
= __find_msr_index(vmx
, MSR_CSTAR
);
2547 move_msr_up(vmx
, index
, save_nmsrs
++);
2548 index
= __find_msr_index(vmx
, MSR_TSC_AUX
);
2549 if (index
>= 0 && guest_cpuid_has_rdtscp(&vmx
->vcpu
))
2550 move_msr_up(vmx
, index
, save_nmsrs
++);
2552 * MSR_STAR is only needed on long mode guests, and only
2553 * if efer.sce is enabled.
2555 index
= __find_msr_index(vmx
, MSR_STAR
);
2556 if ((index
>= 0) && (vmx
->vcpu
.arch
.efer
& EFER_SCE
))
2557 move_msr_up(vmx
, index
, save_nmsrs
++);
2560 index
= __find_msr_index(vmx
, MSR_EFER
);
2561 if (index
>= 0 && update_transition_efer(vmx
, index
))
2562 move_msr_up(vmx
, index
, save_nmsrs
++);
2564 vmx
->save_nmsrs
= save_nmsrs
;
2566 if (cpu_has_vmx_msr_bitmap())
2567 vmx_set_msr_bitmap(&vmx
->vcpu
);
2571 * reads and returns guest's timestamp counter "register"
2572 * guest_tsc = (host_tsc * tsc multiplier) >> 48 + tsc_offset
2573 * -- Intel TSC Scaling for Virtualization White Paper, sec 1.3
2575 static u64
guest_read_tsc(struct kvm_vcpu
*vcpu
)
2577 u64 host_tsc
, tsc_offset
;
2580 tsc_offset
= vmcs_read64(TSC_OFFSET
);
2581 return kvm_scale_tsc(vcpu
, host_tsc
) + tsc_offset
;
2585 * writes 'offset' into guest's timestamp counter offset register
2587 static void vmx_write_tsc_offset(struct kvm_vcpu
*vcpu
, u64 offset
)
2589 if (is_guest_mode(vcpu
)) {
2591 * We're here if L1 chose not to trap WRMSR to TSC. According
2592 * to the spec, this should set L1's TSC; The offset that L1
2593 * set for L2 remains unchanged, and still needs to be added
2594 * to the newly set TSC to get L2's TSC.
2596 struct vmcs12
*vmcs12
;
2597 /* recalculate vmcs02.TSC_OFFSET: */
2598 vmcs12
= get_vmcs12(vcpu
);
2599 vmcs_write64(TSC_OFFSET
, offset
+
2600 (nested_cpu_has(vmcs12
, CPU_BASED_USE_TSC_OFFSETING
) ?
2601 vmcs12
->tsc_offset
: 0));
2603 trace_kvm_write_tsc_offset(vcpu
->vcpu_id
,
2604 vmcs_read64(TSC_OFFSET
), offset
);
2605 vmcs_write64(TSC_OFFSET
, offset
);
2609 static bool guest_cpuid_has_vmx(struct kvm_vcpu
*vcpu
)
2611 struct kvm_cpuid_entry2
*best
= kvm_find_cpuid_entry(vcpu
, 1, 0);
2612 return best
&& (best
->ecx
& (1 << (X86_FEATURE_VMX
& 31)));
2616 * nested_vmx_allowed() checks whether a guest should be allowed to use VMX
2617 * instructions and MSRs (i.e., nested VMX). Nested VMX is disabled for
2618 * all guests if the "nested" module option is off, and can also be disabled
2619 * for a single guest by disabling its VMX cpuid bit.
2621 static inline bool nested_vmx_allowed(struct kvm_vcpu
*vcpu
)
2623 return nested
&& guest_cpuid_has_vmx(vcpu
);
2627 * nested_vmx_setup_ctls_msrs() sets up variables containing the values to be
2628 * returned for the various VMX controls MSRs when nested VMX is enabled.
2629 * The same values should also be used to verify that vmcs12 control fields are
2630 * valid during nested entry from L1 to L2.
2631 * Each of these control msrs has a low and high 32-bit half: A low bit is on
2632 * if the corresponding bit in the (32-bit) control field *must* be on, and a
2633 * bit in the high half is on if the corresponding bit in the control field
2634 * may be on. See also vmx_control_verify().
2636 static void nested_vmx_setup_ctls_msrs(struct vcpu_vmx
*vmx
)
2639 * Note that as a general rule, the high half of the MSRs (bits in
2640 * the control fields which may be 1) should be initialized by the
2641 * intersection of the underlying hardware's MSR (i.e., features which
2642 * can be supported) and the list of features we want to expose -
2643 * because they are known to be properly supported in our code.
2644 * Also, usually, the low half of the MSRs (bits which must be 1) can
2645 * be set to 0, meaning that L1 may turn off any of these bits. The
2646 * reason is that if one of these bits is necessary, it will appear
2647 * in vmcs01 and prepare_vmcs02, when it bitwise-or's the control
2648 * fields of vmcs01 and vmcs02, will turn these bits off - and
2649 * nested_vmx_exit_handled() will not pass related exits to L1.
2650 * These rules have exceptions below.
2653 /* pin-based controls */
2654 rdmsr(MSR_IA32_VMX_PINBASED_CTLS
,
2655 vmx
->nested
.nested_vmx_pinbased_ctls_low
,
2656 vmx
->nested
.nested_vmx_pinbased_ctls_high
);
2657 vmx
->nested
.nested_vmx_pinbased_ctls_low
|=
2658 PIN_BASED_ALWAYSON_WITHOUT_TRUE_MSR
;
2659 vmx
->nested
.nested_vmx_pinbased_ctls_high
&=
2660 PIN_BASED_EXT_INTR_MASK
|
2661 PIN_BASED_NMI_EXITING
|
2662 PIN_BASED_VIRTUAL_NMIS
;
2663 vmx
->nested
.nested_vmx_pinbased_ctls_high
|=
2664 PIN_BASED_ALWAYSON_WITHOUT_TRUE_MSR
|
2665 PIN_BASED_VMX_PREEMPTION_TIMER
;
2666 if (kvm_vcpu_apicv_active(&vmx
->vcpu
))
2667 vmx
->nested
.nested_vmx_pinbased_ctls_high
|=
2668 PIN_BASED_POSTED_INTR
;
2671 rdmsr(MSR_IA32_VMX_EXIT_CTLS
,
2672 vmx
->nested
.nested_vmx_exit_ctls_low
,
2673 vmx
->nested
.nested_vmx_exit_ctls_high
);
2674 vmx
->nested
.nested_vmx_exit_ctls_low
=
2675 VM_EXIT_ALWAYSON_WITHOUT_TRUE_MSR
;
2677 vmx
->nested
.nested_vmx_exit_ctls_high
&=
2678 #ifdef CONFIG_X86_64
2679 VM_EXIT_HOST_ADDR_SPACE_SIZE
|
2681 VM_EXIT_LOAD_IA32_PAT
| VM_EXIT_SAVE_IA32_PAT
;
2682 vmx
->nested
.nested_vmx_exit_ctls_high
|=
2683 VM_EXIT_ALWAYSON_WITHOUT_TRUE_MSR
|
2684 VM_EXIT_LOAD_IA32_EFER
| VM_EXIT_SAVE_IA32_EFER
|
2685 VM_EXIT_SAVE_VMX_PREEMPTION_TIMER
| VM_EXIT_ACK_INTR_ON_EXIT
;
2687 if (kvm_mpx_supported())
2688 vmx
->nested
.nested_vmx_exit_ctls_high
|= VM_EXIT_CLEAR_BNDCFGS
;
2690 /* We support free control of debug control saving. */
2691 vmx
->nested
.nested_vmx_exit_ctls_low
&= ~VM_EXIT_SAVE_DEBUG_CONTROLS
;
2693 /* entry controls */
2694 rdmsr(MSR_IA32_VMX_ENTRY_CTLS
,
2695 vmx
->nested
.nested_vmx_entry_ctls_low
,
2696 vmx
->nested
.nested_vmx_entry_ctls_high
);
2697 vmx
->nested
.nested_vmx_entry_ctls_low
=
2698 VM_ENTRY_ALWAYSON_WITHOUT_TRUE_MSR
;
2699 vmx
->nested
.nested_vmx_entry_ctls_high
&=
2700 #ifdef CONFIG_X86_64
2701 VM_ENTRY_IA32E_MODE
|
2703 VM_ENTRY_LOAD_IA32_PAT
;
2704 vmx
->nested
.nested_vmx_entry_ctls_high
|=
2705 (VM_ENTRY_ALWAYSON_WITHOUT_TRUE_MSR
| VM_ENTRY_LOAD_IA32_EFER
);
2706 if (kvm_mpx_supported())
2707 vmx
->nested
.nested_vmx_entry_ctls_high
|= VM_ENTRY_LOAD_BNDCFGS
;
2709 /* We support free control of debug control loading. */
2710 vmx
->nested
.nested_vmx_entry_ctls_low
&= ~VM_ENTRY_LOAD_DEBUG_CONTROLS
;
2712 /* cpu-based controls */
2713 rdmsr(MSR_IA32_VMX_PROCBASED_CTLS
,
2714 vmx
->nested
.nested_vmx_procbased_ctls_low
,
2715 vmx
->nested
.nested_vmx_procbased_ctls_high
);
2716 vmx
->nested
.nested_vmx_procbased_ctls_low
=
2717 CPU_BASED_ALWAYSON_WITHOUT_TRUE_MSR
;
2718 vmx
->nested
.nested_vmx_procbased_ctls_high
&=
2719 CPU_BASED_VIRTUAL_INTR_PENDING
|
2720 CPU_BASED_VIRTUAL_NMI_PENDING
| CPU_BASED_USE_TSC_OFFSETING
|
2721 CPU_BASED_HLT_EXITING
| CPU_BASED_INVLPG_EXITING
|
2722 CPU_BASED_MWAIT_EXITING
| CPU_BASED_CR3_LOAD_EXITING
|
2723 CPU_BASED_CR3_STORE_EXITING
|
2724 #ifdef CONFIG_X86_64
2725 CPU_BASED_CR8_LOAD_EXITING
| CPU_BASED_CR8_STORE_EXITING
|
2727 CPU_BASED_MOV_DR_EXITING
| CPU_BASED_UNCOND_IO_EXITING
|
2728 CPU_BASED_USE_IO_BITMAPS
| CPU_BASED_MONITOR_TRAP_FLAG
|
2729 CPU_BASED_MONITOR_EXITING
| CPU_BASED_RDPMC_EXITING
|
2730 CPU_BASED_RDTSC_EXITING
| CPU_BASED_PAUSE_EXITING
|
2731 CPU_BASED_TPR_SHADOW
| CPU_BASED_ACTIVATE_SECONDARY_CONTROLS
;
2733 * We can allow some features even when not supported by the
2734 * hardware. For example, L1 can specify an MSR bitmap - and we
2735 * can use it to avoid exits to L1 - even when L0 runs L2
2736 * without MSR bitmaps.
2738 vmx
->nested
.nested_vmx_procbased_ctls_high
|=
2739 CPU_BASED_ALWAYSON_WITHOUT_TRUE_MSR
|
2740 CPU_BASED_USE_MSR_BITMAPS
;
2742 /* We support free control of CR3 access interception. */
2743 vmx
->nested
.nested_vmx_procbased_ctls_low
&=
2744 ~(CPU_BASED_CR3_LOAD_EXITING
| CPU_BASED_CR3_STORE_EXITING
);
2746 /* secondary cpu-based controls */
2747 rdmsr(MSR_IA32_VMX_PROCBASED_CTLS2
,
2748 vmx
->nested
.nested_vmx_secondary_ctls_low
,
2749 vmx
->nested
.nested_vmx_secondary_ctls_high
);
2750 vmx
->nested
.nested_vmx_secondary_ctls_low
= 0;
2751 vmx
->nested
.nested_vmx_secondary_ctls_high
&=
2752 SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES
|
2753 SECONDARY_EXEC_RDTSCP
|
2754 SECONDARY_EXEC_DESC
|
2755 SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE
|
2756 SECONDARY_EXEC_ENABLE_VPID
|
2757 SECONDARY_EXEC_APIC_REGISTER_VIRT
|
2758 SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY
|
2759 SECONDARY_EXEC_WBINVD_EXITING
|
2760 SECONDARY_EXEC_XSAVES
;
2763 /* nested EPT: emulate EPT also to L1 */
2764 vmx
->nested
.nested_vmx_secondary_ctls_high
|=
2765 SECONDARY_EXEC_ENABLE_EPT
;
2766 vmx
->nested
.nested_vmx_ept_caps
= VMX_EPT_PAGE_WALK_4_BIT
|
2767 VMX_EPTP_WB_BIT
| VMX_EPT_2MB_PAGE_BIT
|
2769 if (cpu_has_vmx_ept_execute_only())
2770 vmx
->nested
.nested_vmx_ept_caps
|=
2771 VMX_EPT_EXECUTE_ONLY_BIT
;
2772 vmx
->nested
.nested_vmx_ept_caps
&= vmx_capability
.ept
;
2773 vmx
->nested
.nested_vmx_ept_caps
|= VMX_EPT_EXTENT_GLOBAL_BIT
|
2774 VMX_EPT_EXTENT_CONTEXT_BIT
;
2776 vmx
->nested
.nested_vmx_ept_caps
= 0;
2779 * Old versions of KVM use the single-context version without
2780 * checking for support, so declare that it is supported even
2781 * though it is treated as global context. The alternative is
2782 * not failing the single-context invvpid, and it is worse.
2785 vmx
->nested
.nested_vmx_vpid_caps
= VMX_VPID_INVVPID_BIT
|
2786 VMX_VPID_EXTENT_SUPPORTED_MASK
;
2788 vmx
->nested
.nested_vmx_vpid_caps
= 0;
2790 if (enable_unrestricted_guest
)
2791 vmx
->nested
.nested_vmx_secondary_ctls_high
|=
2792 SECONDARY_EXEC_UNRESTRICTED_GUEST
;
2794 /* miscellaneous data */
2795 rdmsr(MSR_IA32_VMX_MISC
,
2796 vmx
->nested
.nested_vmx_misc_low
,
2797 vmx
->nested
.nested_vmx_misc_high
);
2798 vmx
->nested
.nested_vmx_misc_low
&= VMX_MISC_SAVE_EFER_LMA
;
2799 vmx
->nested
.nested_vmx_misc_low
|=
2800 VMX_MISC_EMULATED_PREEMPTION_TIMER_RATE
|
2801 VMX_MISC_ACTIVITY_HLT
;
2802 vmx
->nested
.nested_vmx_misc_high
= 0;
2805 * This MSR reports some information about VMX support. We
2806 * should return information about the VMX we emulate for the
2807 * guest, and the VMCS structure we give it - not about the
2808 * VMX support of the underlying hardware.
2810 vmx
->nested
.nested_vmx_basic
=
2812 VMX_BASIC_TRUE_CTLS
|
2813 ((u64
)VMCS12_SIZE
<< VMX_BASIC_VMCS_SIZE_SHIFT
) |
2814 (VMX_BASIC_MEM_TYPE_WB
<< VMX_BASIC_MEM_TYPE_SHIFT
);
2816 if (cpu_has_vmx_basic_inout())
2817 vmx
->nested
.nested_vmx_basic
|= VMX_BASIC_INOUT
;
2820 * These MSRs specify bits which the guest must keep fixed on
2821 * while L1 is in VMXON mode (in L1's root mode, or running an L2).
2822 * We picked the standard core2 setting.
2824 #define VMXON_CR0_ALWAYSON (X86_CR0_PE | X86_CR0_PG | X86_CR0_NE)
2825 #define VMXON_CR4_ALWAYSON X86_CR4_VMXE
2826 vmx
->nested
.nested_vmx_cr0_fixed0
= VMXON_CR0_ALWAYSON
;
2827 vmx
->nested
.nested_vmx_cr4_fixed0
= VMXON_CR4_ALWAYSON
;
2829 /* These MSRs specify bits which the guest must keep fixed off. */
2830 rdmsrl(MSR_IA32_VMX_CR0_FIXED1
, vmx
->nested
.nested_vmx_cr0_fixed1
);
2831 rdmsrl(MSR_IA32_VMX_CR4_FIXED1
, vmx
->nested
.nested_vmx_cr4_fixed1
);
2833 /* highest index: VMX_PREEMPTION_TIMER_VALUE */
2834 vmx
->nested
.nested_vmx_vmcs_enum
= 0x2e;
2838 * if fixed0[i] == 1: val[i] must be 1
2839 * if fixed1[i] == 0: val[i] must be 0
2841 static inline bool fixed_bits_valid(u64 val
, u64 fixed0
, u64 fixed1
)
2843 return ((val
& fixed1
) | fixed0
) == val
;
2846 static inline bool vmx_control_verify(u32 control
, u32 low
, u32 high
)
2848 return fixed_bits_valid(control
, low
, high
);
2851 static inline u64
vmx_control_msr(u32 low
, u32 high
)
2853 return low
| ((u64
)high
<< 32);
2856 static bool is_bitwise_subset(u64 superset
, u64 subset
, u64 mask
)
2861 return (superset
| subset
) == superset
;
2864 static int vmx_restore_vmx_basic(struct vcpu_vmx
*vmx
, u64 data
)
2866 const u64 feature_and_reserved
=
2867 /* feature (except bit 48; see below) */
2868 BIT_ULL(49) | BIT_ULL(54) | BIT_ULL(55) |
2870 BIT_ULL(31) | GENMASK_ULL(47, 45) | GENMASK_ULL(63, 56);
2871 u64 vmx_basic
= vmx
->nested
.nested_vmx_basic
;
2873 if (!is_bitwise_subset(vmx_basic
, data
, feature_and_reserved
))
2877 * KVM does not emulate a version of VMX that constrains physical
2878 * addresses of VMX structures (e.g. VMCS) to 32-bits.
2880 if (data
& BIT_ULL(48))
2883 if (vmx_basic_vmcs_revision_id(vmx_basic
) !=
2884 vmx_basic_vmcs_revision_id(data
))
2887 if (vmx_basic_vmcs_size(vmx_basic
) > vmx_basic_vmcs_size(data
))
2890 vmx
->nested
.nested_vmx_basic
= data
;
2895 vmx_restore_control_msr(struct vcpu_vmx
*vmx
, u32 msr_index
, u64 data
)
2900 switch (msr_index
) {
2901 case MSR_IA32_VMX_TRUE_PINBASED_CTLS
:
2902 lowp
= &vmx
->nested
.nested_vmx_pinbased_ctls_low
;
2903 highp
= &vmx
->nested
.nested_vmx_pinbased_ctls_high
;
2905 case MSR_IA32_VMX_TRUE_PROCBASED_CTLS
:
2906 lowp
= &vmx
->nested
.nested_vmx_procbased_ctls_low
;
2907 highp
= &vmx
->nested
.nested_vmx_procbased_ctls_high
;
2909 case MSR_IA32_VMX_TRUE_EXIT_CTLS
:
2910 lowp
= &vmx
->nested
.nested_vmx_exit_ctls_low
;
2911 highp
= &vmx
->nested
.nested_vmx_exit_ctls_high
;
2913 case MSR_IA32_VMX_TRUE_ENTRY_CTLS
:
2914 lowp
= &vmx
->nested
.nested_vmx_entry_ctls_low
;
2915 highp
= &vmx
->nested
.nested_vmx_entry_ctls_high
;
2917 case MSR_IA32_VMX_PROCBASED_CTLS2
:
2918 lowp
= &vmx
->nested
.nested_vmx_secondary_ctls_low
;
2919 highp
= &vmx
->nested
.nested_vmx_secondary_ctls_high
;
2925 supported
= vmx_control_msr(*lowp
, *highp
);
2927 /* Check must-be-1 bits are still 1. */
2928 if (!is_bitwise_subset(data
, supported
, GENMASK_ULL(31, 0)))
2931 /* Check must-be-0 bits are still 0. */
2932 if (!is_bitwise_subset(supported
, data
, GENMASK_ULL(63, 32)))
2936 *highp
= data
>> 32;
2940 static int vmx_restore_vmx_misc(struct vcpu_vmx
*vmx
, u64 data
)
2942 const u64 feature_and_reserved_bits
=
2944 BIT_ULL(5) | GENMASK_ULL(8, 6) | BIT_ULL(14) | BIT_ULL(15) |
2945 BIT_ULL(28) | BIT_ULL(29) | BIT_ULL(30) |
2947 GENMASK_ULL(13, 9) | BIT_ULL(31);
2950 vmx_misc
= vmx_control_msr(vmx
->nested
.nested_vmx_misc_low
,
2951 vmx
->nested
.nested_vmx_misc_high
);
2953 if (!is_bitwise_subset(vmx_misc
, data
, feature_and_reserved_bits
))
2956 if ((vmx
->nested
.nested_vmx_pinbased_ctls_high
&
2957 PIN_BASED_VMX_PREEMPTION_TIMER
) &&
2958 vmx_misc_preemption_timer_rate(data
) !=
2959 vmx_misc_preemption_timer_rate(vmx_misc
))
2962 if (vmx_misc_cr3_count(data
) > vmx_misc_cr3_count(vmx_misc
))
2965 if (vmx_misc_max_msr(data
) > vmx_misc_max_msr(vmx_misc
))
2968 if (vmx_misc_mseg_revid(data
) != vmx_misc_mseg_revid(vmx_misc
))
2971 vmx
->nested
.nested_vmx_misc_low
= data
;
2972 vmx
->nested
.nested_vmx_misc_high
= data
>> 32;
2976 static int vmx_restore_vmx_ept_vpid_cap(struct vcpu_vmx
*vmx
, u64 data
)
2978 u64 vmx_ept_vpid_cap
;
2980 vmx_ept_vpid_cap
= vmx_control_msr(vmx
->nested
.nested_vmx_ept_caps
,
2981 vmx
->nested
.nested_vmx_vpid_caps
);
2983 /* Every bit is either reserved or a feature bit. */
2984 if (!is_bitwise_subset(vmx_ept_vpid_cap
, data
, -1ULL))
2987 vmx
->nested
.nested_vmx_ept_caps
= data
;
2988 vmx
->nested
.nested_vmx_vpid_caps
= data
>> 32;
2992 static int vmx_restore_fixed0_msr(struct vcpu_vmx
*vmx
, u32 msr_index
, u64 data
)
2996 switch (msr_index
) {
2997 case MSR_IA32_VMX_CR0_FIXED0
:
2998 msr
= &vmx
->nested
.nested_vmx_cr0_fixed0
;
3000 case MSR_IA32_VMX_CR4_FIXED0
:
3001 msr
= &vmx
->nested
.nested_vmx_cr4_fixed0
;
3008 * 1 bits (which indicates bits which "must-be-1" during VMX operation)
3009 * must be 1 in the restored value.
3011 if (!is_bitwise_subset(data
, *msr
, -1ULL))
3019 * Called when userspace is restoring VMX MSRs.
3021 * Returns 0 on success, non-0 otherwise.
3023 static int vmx_set_vmx_msr(struct kvm_vcpu
*vcpu
, u32 msr_index
, u64 data
)
3025 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
3027 switch (msr_index
) {
3028 case MSR_IA32_VMX_BASIC
:
3029 return vmx_restore_vmx_basic(vmx
, data
);
3030 case MSR_IA32_VMX_PINBASED_CTLS
:
3031 case MSR_IA32_VMX_PROCBASED_CTLS
:
3032 case MSR_IA32_VMX_EXIT_CTLS
:
3033 case MSR_IA32_VMX_ENTRY_CTLS
:
3035 * The "non-true" VMX capability MSRs are generated from the
3036 * "true" MSRs, so we do not support restoring them directly.
3038 * If userspace wants to emulate VMX_BASIC[55]=0, userspace
3039 * should restore the "true" MSRs with the must-be-1 bits
3040 * set according to the SDM Vol 3. A.2 "RESERVED CONTROLS AND
3041 * DEFAULT SETTINGS".
3044 case MSR_IA32_VMX_TRUE_PINBASED_CTLS
:
3045 case MSR_IA32_VMX_TRUE_PROCBASED_CTLS
:
3046 case MSR_IA32_VMX_TRUE_EXIT_CTLS
:
3047 case MSR_IA32_VMX_TRUE_ENTRY_CTLS
:
3048 case MSR_IA32_VMX_PROCBASED_CTLS2
:
3049 return vmx_restore_control_msr(vmx
, msr_index
, data
);
3050 case MSR_IA32_VMX_MISC
:
3051 return vmx_restore_vmx_misc(vmx
, data
);
3052 case MSR_IA32_VMX_CR0_FIXED0
:
3053 case MSR_IA32_VMX_CR4_FIXED0
:
3054 return vmx_restore_fixed0_msr(vmx
, msr_index
, data
);
3055 case MSR_IA32_VMX_CR0_FIXED1
:
3056 case MSR_IA32_VMX_CR4_FIXED1
:
3058 * These MSRs are generated based on the vCPU's CPUID, so we
3059 * do not support restoring them directly.
3062 case MSR_IA32_VMX_EPT_VPID_CAP
:
3063 return vmx_restore_vmx_ept_vpid_cap(vmx
, data
);
3064 case MSR_IA32_VMX_VMCS_ENUM
:
3065 vmx
->nested
.nested_vmx_vmcs_enum
= data
;
3069 * The rest of the VMX capability MSRs do not support restore.
3075 /* Returns 0 on success, non-0 otherwise. */
3076 static int vmx_get_vmx_msr(struct kvm_vcpu
*vcpu
, u32 msr_index
, u64
*pdata
)
3078 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
3080 switch (msr_index
) {
3081 case MSR_IA32_VMX_BASIC
:
3082 *pdata
= vmx
->nested
.nested_vmx_basic
;
3084 case MSR_IA32_VMX_TRUE_PINBASED_CTLS
:
3085 case MSR_IA32_VMX_PINBASED_CTLS
:
3086 *pdata
= vmx_control_msr(
3087 vmx
->nested
.nested_vmx_pinbased_ctls_low
,
3088 vmx
->nested
.nested_vmx_pinbased_ctls_high
);
3089 if (msr_index
== MSR_IA32_VMX_PINBASED_CTLS
)
3090 *pdata
|= PIN_BASED_ALWAYSON_WITHOUT_TRUE_MSR
;
3092 case MSR_IA32_VMX_TRUE_PROCBASED_CTLS
:
3093 case MSR_IA32_VMX_PROCBASED_CTLS
:
3094 *pdata
= vmx_control_msr(
3095 vmx
->nested
.nested_vmx_procbased_ctls_low
,
3096 vmx
->nested
.nested_vmx_procbased_ctls_high
);
3097 if (msr_index
== MSR_IA32_VMX_PROCBASED_CTLS
)
3098 *pdata
|= CPU_BASED_ALWAYSON_WITHOUT_TRUE_MSR
;
3100 case MSR_IA32_VMX_TRUE_EXIT_CTLS
:
3101 case MSR_IA32_VMX_EXIT_CTLS
:
3102 *pdata
= vmx_control_msr(
3103 vmx
->nested
.nested_vmx_exit_ctls_low
,
3104 vmx
->nested
.nested_vmx_exit_ctls_high
);
3105 if (msr_index
== MSR_IA32_VMX_EXIT_CTLS
)
3106 *pdata
|= VM_EXIT_ALWAYSON_WITHOUT_TRUE_MSR
;
3108 case MSR_IA32_VMX_TRUE_ENTRY_CTLS
:
3109 case MSR_IA32_VMX_ENTRY_CTLS
:
3110 *pdata
= vmx_control_msr(
3111 vmx
->nested
.nested_vmx_entry_ctls_low
,
3112 vmx
->nested
.nested_vmx_entry_ctls_high
);
3113 if (msr_index
== MSR_IA32_VMX_ENTRY_CTLS
)
3114 *pdata
|= VM_ENTRY_ALWAYSON_WITHOUT_TRUE_MSR
;
3116 case MSR_IA32_VMX_MISC
:
3117 *pdata
= vmx_control_msr(
3118 vmx
->nested
.nested_vmx_misc_low
,
3119 vmx
->nested
.nested_vmx_misc_high
);
3121 case MSR_IA32_VMX_CR0_FIXED0
:
3122 *pdata
= vmx
->nested
.nested_vmx_cr0_fixed0
;
3124 case MSR_IA32_VMX_CR0_FIXED1
:
3125 *pdata
= vmx
->nested
.nested_vmx_cr0_fixed1
;
3127 case MSR_IA32_VMX_CR4_FIXED0
:
3128 *pdata
= vmx
->nested
.nested_vmx_cr4_fixed0
;
3130 case MSR_IA32_VMX_CR4_FIXED1
:
3131 *pdata
= vmx
->nested
.nested_vmx_cr4_fixed1
;
3133 case MSR_IA32_VMX_VMCS_ENUM
:
3134 *pdata
= vmx
->nested
.nested_vmx_vmcs_enum
;
3136 case MSR_IA32_VMX_PROCBASED_CTLS2
:
3137 *pdata
= vmx_control_msr(
3138 vmx
->nested
.nested_vmx_secondary_ctls_low
,
3139 vmx
->nested
.nested_vmx_secondary_ctls_high
);
3141 case MSR_IA32_VMX_EPT_VPID_CAP
:
3142 *pdata
= vmx
->nested
.nested_vmx_ept_caps
|
3143 ((u64
)vmx
->nested
.nested_vmx_vpid_caps
<< 32);
3152 static inline bool vmx_feature_control_msr_valid(struct kvm_vcpu
*vcpu
,
3155 uint64_t valid_bits
= to_vmx(vcpu
)->msr_ia32_feature_control_valid_bits
;
3157 return !(val
& ~valid_bits
);
3161 * Reads an msr value (of 'msr_index') into 'pdata'.
3162 * Returns 0 on success, non-0 otherwise.
3163 * Assumes vcpu_load() was already called.
3165 static int vmx_get_msr(struct kvm_vcpu
*vcpu
, struct msr_data
*msr_info
)
3167 struct shared_msr_entry
*msr
;
3169 switch (msr_info
->index
) {
3170 #ifdef CONFIG_X86_64
3172 msr_info
->data
= vmcs_readl(GUEST_FS_BASE
);
3175 msr_info
->data
= vmcs_readl(GUEST_GS_BASE
);
3177 case MSR_KERNEL_GS_BASE
:
3178 vmx_load_host_state(to_vmx(vcpu
));
3179 msr_info
->data
= to_vmx(vcpu
)->msr_guest_kernel_gs_base
;
3183 return kvm_get_msr_common(vcpu
, msr_info
);
3185 msr_info
->data
= guest_read_tsc(vcpu
);
3187 case MSR_IA32_SYSENTER_CS
:
3188 msr_info
->data
= vmcs_read32(GUEST_SYSENTER_CS
);
3190 case MSR_IA32_SYSENTER_EIP
:
3191 msr_info
->data
= vmcs_readl(GUEST_SYSENTER_EIP
);
3193 case MSR_IA32_SYSENTER_ESP
:
3194 msr_info
->data
= vmcs_readl(GUEST_SYSENTER_ESP
);
3196 case MSR_IA32_BNDCFGS
:
3197 if (!kvm_mpx_supported())
3199 msr_info
->data
= vmcs_read64(GUEST_BNDCFGS
);
3201 case MSR_IA32_MCG_EXT_CTL
:
3202 if (!msr_info
->host_initiated
&&
3203 !(to_vmx(vcpu
)->msr_ia32_feature_control
&
3204 FEATURE_CONTROL_LMCE
))
3206 msr_info
->data
= vcpu
->arch
.mcg_ext_ctl
;
3208 case MSR_IA32_FEATURE_CONTROL
:
3209 msr_info
->data
= to_vmx(vcpu
)->msr_ia32_feature_control
;
3211 case MSR_IA32_VMX_BASIC
... MSR_IA32_VMX_VMFUNC
:
3212 if (!nested_vmx_allowed(vcpu
))
3214 return vmx_get_vmx_msr(vcpu
, msr_info
->index
, &msr_info
->data
);
3216 if (!vmx_xsaves_supported())
3218 msr_info
->data
= vcpu
->arch
.ia32_xss
;
3221 if (!guest_cpuid_has_rdtscp(vcpu
) && !msr_info
->host_initiated
)
3223 /* Otherwise falls through */
3225 msr
= find_msr_entry(to_vmx(vcpu
), msr_info
->index
);
3227 msr_info
->data
= msr
->data
;
3230 return kvm_get_msr_common(vcpu
, msr_info
);
3236 static void vmx_leave_nested(struct kvm_vcpu
*vcpu
);
3239 * Writes msr value into into the appropriate "register".
3240 * Returns 0 on success, non-0 otherwise.
3241 * Assumes vcpu_load() was already called.
3243 static int vmx_set_msr(struct kvm_vcpu
*vcpu
, struct msr_data
*msr_info
)
3245 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
3246 struct shared_msr_entry
*msr
;
3248 u32 msr_index
= msr_info
->index
;
3249 u64 data
= msr_info
->data
;
3251 switch (msr_index
) {
3253 ret
= kvm_set_msr_common(vcpu
, msr_info
);
3255 #ifdef CONFIG_X86_64
3257 vmx_segment_cache_clear(vmx
);
3258 vmcs_writel(GUEST_FS_BASE
, data
);
3261 vmx_segment_cache_clear(vmx
);
3262 vmcs_writel(GUEST_GS_BASE
, data
);
3264 case MSR_KERNEL_GS_BASE
:
3265 vmx_load_host_state(vmx
);
3266 vmx
->msr_guest_kernel_gs_base
= data
;
3269 case MSR_IA32_SYSENTER_CS
:
3270 vmcs_write32(GUEST_SYSENTER_CS
, data
);
3272 case MSR_IA32_SYSENTER_EIP
:
3273 vmcs_writel(GUEST_SYSENTER_EIP
, data
);
3275 case MSR_IA32_SYSENTER_ESP
:
3276 vmcs_writel(GUEST_SYSENTER_ESP
, data
);
3278 case MSR_IA32_BNDCFGS
:
3279 if (!kvm_mpx_supported())
3281 vmcs_write64(GUEST_BNDCFGS
, data
);
3284 kvm_write_tsc(vcpu
, msr_info
);
3286 case MSR_IA32_CR_PAT
:
3287 if (vmcs_config
.vmentry_ctrl
& VM_ENTRY_LOAD_IA32_PAT
) {
3288 if (!kvm_mtrr_valid(vcpu
, MSR_IA32_CR_PAT
, data
))
3290 vmcs_write64(GUEST_IA32_PAT
, data
);
3291 vcpu
->arch
.pat
= data
;
3294 ret
= kvm_set_msr_common(vcpu
, msr_info
);
3296 case MSR_IA32_TSC_ADJUST
:
3297 ret
= kvm_set_msr_common(vcpu
, msr_info
);
3299 case MSR_IA32_MCG_EXT_CTL
:
3300 if ((!msr_info
->host_initiated
&&
3301 !(to_vmx(vcpu
)->msr_ia32_feature_control
&
3302 FEATURE_CONTROL_LMCE
)) ||
3303 (data
& ~MCG_EXT_CTL_LMCE_EN
))
3305 vcpu
->arch
.mcg_ext_ctl
= data
;
3307 case MSR_IA32_FEATURE_CONTROL
:
3308 if (!vmx_feature_control_msr_valid(vcpu
, data
) ||
3309 (to_vmx(vcpu
)->msr_ia32_feature_control
&
3310 FEATURE_CONTROL_LOCKED
&& !msr_info
->host_initiated
))
3312 vmx
->msr_ia32_feature_control
= data
;
3313 if (msr_info
->host_initiated
&& data
== 0)
3314 vmx_leave_nested(vcpu
);
3316 case MSR_IA32_VMX_BASIC
... MSR_IA32_VMX_VMFUNC
:
3317 if (!msr_info
->host_initiated
)
3318 return 1; /* they are read-only */
3319 if (!nested_vmx_allowed(vcpu
))
3321 return vmx_set_vmx_msr(vcpu
, msr_index
, data
);
3323 if (!vmx_xsaves_supported())
3326 * The only supported bit as of Skylake is bit 8, but
3327 * it is not supported on KVM.
3331 vcpu
->arch
.ia32_xss
= data
;
3332 if (vcpu
->arch
.ia32_xss
!= host_xss
)
3333 add_atomic_switch_msr(vmx
, MSR_IA32_XSS
,
3334 vcpu
->arch
.ia32_xss
, host_xss
);
3336 clear_atomic_switch_msr(vmx
, MSR_IA32_XSS
);
3339 if (!guest_cpuid_has_rdtscp(vcpu
) && !msr_info
->host_initiated
)
3341 /* Check reserved bit, higher 32 bits should be zero */
3342 if ((data
>> 32) != 0)
3344 /* Otherwise falls through */
3346 msr
= find_msr_entry(vmx
, msr_index
);
3348 u64 old_msr_data
= msr
->data
;
3350 if (msr
- vmx
->guest_msrs
< vmx
->save_nmsrs
) {
3352 ret
= kvm_set_shared_msr(msr
->index
, msr
->data
,
3356 msr
->data
= old_msr_data
;
3360 ret
= kvm_set_msr_common(vcpu
, msr_info
);
3366 static void vmx_cache_reg(struct kvm_vcpu
*vcpu
, enum kvm_reg reg
)
3368 __set_bit(reg
, (unsigned long *)&vcpu
->arch
.regs_avail
);
3371 vcpu
->arch
.regs
[VCPU_REGS_RSP
] = vmcs_readl(GUEST_RSP
);
3374 vcpu
->arch
.regs
[VCPU_REGS_RIP
] = vmcs_readl(GUEST_RIP
);
3376 case VCPU_EXREG_PDPTR
:
3378 ept_save_pdptrs(vcpu
);
3385 static __init
int cpu_has_kvm_support(void)
3387 return cpu_has_vmx();
3390 static __init
int vmx_disabled_by_bios(void)
3394 rdmsrl(MSR_IA32_FEATURE_CONTROL
, msr
);
3395 if (msr
& FEATURE_CONTROL_LOCKED
) {
3396 /* launched w/ TXT and VMX disabled */
3397 if (!(msr
& FEATURE_CONTROL_VMXON_ENABLED_INSIDE_SMX
)
3400 /* launched w/o TXT and VMX only enabled w/ TXT */
3401 if (!(msr
& FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX
)
3402 && (msr
& FEATURE_CONTROL_VMXON_ENABLED_INSIDE_SMX
)
3403 && !tboot_enabled()) {
3404 printk(KERN_WARNING
"kvm: disable TXT in the BIOS or "
3405 "activate TXT before enabling KVM\n");
3408 /* launched w/o TXT and VMX disabled */
3409 if (!(msr
& FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX
)
3410 && !tboot_enabled())
3417 static void kvm_cpu_vmxon(u64 addr
)
3419 intel_pt_handle_vmx(1);
3421 asm volatile (ASM_VMX_VMXON_RAX
3422 : : "a"(&addr
), "m"(addr
)
3426 static int hardware_enable(void)
3428 int cpu
= raw_smp_processor_id();
3429 u64 phys_addr
= __pa(per_cpu(vmxarea
, cpu
));
3432 if (cr4_read_shadow() & X86_CR4_VMXE
)
3435 INIT_LIST_HEAD(&per_cpu(loaded_vmcss_on_cpu
, cpu
));
3436 INIT_LIST_HEAD(&per_cpu(blocked_vcpu_on_cpu
, cpu
));
3437 spin_lock_init(&per_cpu(blocked_vcpu_on_cpu_lock
, cpu
));
3440 * Now we can enable the vmclear operation in kdump
3441 * since the loaded_vmcss_on_cpu list on this cpu
3442 * has been initialized.
3444 * Though the cpu is not in VMX operation now, there
3445 * is no problem to enable the vmclear operation
3446 * for the loaded_vmcss_on_cpu list is empty!
3448 crash_enable_local_vmclear(cpu
);
3450 rdmsrl(MSR_IA32_FEATURE_CONTROL
, old
);
3452 test_bits
= FEATURE_CONTROL_LOCKED
;
3453 test_bits
|= FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX
;
3454 if (tboot_enabled())
3455 test_bits
|= FEATURE_CONTROL_VMXON_ENABLED_INSIDE_SMX
;
3457 if ((old
& test_bits
) != test_bits
) {
3458 /* enable and lock */
3459 wrmsrl(MSR_IA32_FEATURE_CONTROL
, old
| test_bits
);
3461 cr4_set_bits(X86_CR4_VMXE
);
3463 if (vmm_exclusive
) {
3464 kvm_cpu_vmxon(phys_addr
);
3468 native_store_gdt(this_cpu_ptr(&host_gdt
));
3473 static void vmclear_local_loaded_vmcss(void)
3475 int cpu
= raw_smp_processor_id();
3476 struct loaded_vmcs
*v
, *n
;
3478 list_for_each_entry_safe(v
, n
, &per_cpu(loaded_vmcss_on_cpu
, cpu
),
3479 loaded_vmcss_on_cpu_link
)
3480 __loaded_vmcs_clear(v
);
3484 /* Just like cpu_vmxoff(), but with the __kvm_handle_fault_on_reboot()
3487 static void kvm_cpu_vmxoff(void)
3489 asm volatile (__ex(ASM_VMX_VMXOFF
) : : : "cc");
3491 intel_pt_handle_vmx(0);
3494 static void hardware_disable(void)
3496 if (vmm_exclusive
) {
3497 vmclear_local_loaded_vmcss();
3500 cr4_clear_bits(X86_CR4_VMXE
);
3503 static __init
int adjust_vmx_controls(u32 ctl_min
, u32 ctl_opt
,
3504 u32 msr
, u32
*result
)
3506 u32 vmx_msr_low
, vmx_msr_high
;
3507 u32 ctl
= ctl_min
| ctl_opt
;
3509 rdmsr(msr
, vmx_msr_low
, vmx_msr_high
);
3511 ctl
&= vmx_msr_high
; /* bit == 0 in high word ==> must be zero */
3512 ctl
|= vmx_msr_low
; /* bit == 1 in low word ==> must be one */
3514 /* Ensure minimum (required) set of control bits are supported. */
3522 static __init
bool allow_1_setting(u32 msr
, u32 ctl
)
3524 u32 vmx_msr_low
, vmx_msr_high
;
3526 rdmsr(msr
, vmx_msr_low
, vmx_msr_high
);
3527 return vmx_msr_high
& ctl
;
3530 static __init
int setup_vmcs_config(struct vmcs_config
*vmcs_conf
)
3532 u32 vmx_msr_low
, vmx_msr_high
;
3533 u32 min
, opt
, min2
, opt2
;
3534 u32 _pin_based_exec_control
= 0;
3535 u32 _cpu_based_exec_control
= 0;
3536 u32 _cpu_based_2nd_exec_control
= 0;
3537 u32 _vmexit_control
= 0;
3538 u32 _vmentry_control
= 0;
3540 min
= CPU_BASED_HLT_EXITING
|
3541 #ifdef CONFIG_X86_64
3542 CPU_BASED_CR8_LOAD_EXITING
|
3543 CPU_BASED_CR8_STORE_EXITING
|
3545 CPU_BASED_CR3_LOAD_EXITING
|
3546 CPU_BASED_CR3_STORE_EXITING
|
3547 CPU_BASED_USE_IO_BITMAPS
|
3548 CPU_BASED_MOV_DR_EXITING
|
3549 CPU_BASED_USE_TSC_OFFSETING
|
3550 CPU_BASED_MWAIT_EXITING
|
3551 CPU_BASED_MONITOR_EXITING
|
3552 CPU_BASED_INVLPG_EXITING
|
3553 CPU_BASED_RDPMC_EXITING
;
3555 opt
= CPU_BASED_TPR_SHADOW
|
3556 CPU_BASED_USE_MSR_BITMAPS
|
3557 CPU_BASED_ACTIVATE_SECONDARY_CONTROLS
;
3558 if (adjust_vmx_controls(min
, opt
, MSR_IA32_VMX_PROCBASED_CTLS
,
3559 &_cpu_based_exec_control
) < 0)
3561 #ifdef CONFIG_X86_64
3562 if ((_cpu_based_exec_control
& CPU_BASED_TPR_SHADOW
))
3563 _cpu_based_exec_control
&= ~CPU_BASED_CR8_LOAD_EXITING
&
3564 ~CPU_BASED_CR8_STORE_EXITING
;
3566 if (_cpu_based_exec_control
& CPU_BASED_ACTIVATE_SECONDARY_CONTROLS
) {
3568 opt2
= SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES
|
3569 SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE
|
3570 SECONDARY_EXEC_WBINVD_EXITING
|
3571 SECONDARY_EXEC_ENABLE_VPID
|
3572 SECONDARY_EXEC_ENABLE_EPT
|
3573 SECONDARY_EXEC_UNRESTRICTED_GUEST
|
3574 SECONDARY_EXEC_PAUSE_LOOP_EXITING
|
3575 SECONDARY_EXEC_RDTSCP
|
3576 SECONDARY_EXEC_ENABLE_INVPCID
|
3577 SECONDARY_EXEC_APIC_REGISTER_VIRT
|
3578 SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY
|
3579 SECONDARY_EXEC_SHADOW_VMCS
|
3580 SECONDARY_EXEC_XSAVES
|
3581 SECONDARY_EXEC_ENABLE_PML
|
3582 SECONDARY_EXEC_TSC_SCALING
;
3583 if (adjust_vmx_controls(min2
, opt2
,
3584 MSR_IA32_VMX_PROCBASED_CTLS2
,
3585 &_cpu_based_2nd_exec_control
) < 0)
3588 #ifndef CONFIG_X86_64
3589 if (!(_cpu_based_2nd_exec_control
&
3590 SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES
))
3591 _cpu_based_exec_control
&= ~CPU_BASED_TPR_SHADOW
;
3594 if (!(_cpu_based_exec_control
& CPU_BASED_TPR_SHADOW
))
3595 _cpu_based_2nd_exec_control
&= ~(
3596 SECONDARY_EXEC_APIC_REGISTER_VIRT
|
3597 SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE
|
3598 SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY
);
3600 if (_cpu_based_2nd_exec_control
& SECONDARY_EXEC_ENABLE_EPT
) {
3601 /* CR3 accesses and invlpg don't need to cause VM Exits when EPT
3603 _cpu_based_exec_control
&= ~(CPU_BASED_CR3_LOAD_EXITING
|
3604 CPU_BASED_CR3_STORE_EXITING
|
3605 CPU_BASED_INVLPG_EXITING
);
3606 rdmsr(MSR_IA32_VMX_EPT_VPID_CAP
,
3607 vmx_capability
.ept
, vmx_capability
.vpid
);
3610 min
= VM_EXIT_SAVE_DEBUG_CONTROLS
| VM_EXIT_ACK_INTR_ON_EXIT
;
3611 #ifdef CONFIG_X86_64
3612 min
|= VM_EXIT_HOST_ADDR_SPACE_SIZE
;
3614 opt
= VM_EXIT_SAVE_IA32_PAT
| VM_EXIT_LOAD_IA32_PAT
|
3615 VM_EXIT_CLEAR_BNDCFGS
;
3616 if (adjust_vmx_controls(min
, opt
, MSR_IA32_VMX_EXIT_CTLS
,
3617 &_vmexit_control
) < 0)
3620 min
= PIN_BASED_EXT_INTR_MASK
| PIN_BASED_NMI_EXITING
;
3621 opt
= PIN_BASED_VIRTUAL_NMIS
| PIN_BASED_POSTED_INTR
|
3622 PIN_BASED_VMX_PREEMPTION_TIMER
;
3623 if (adjust_vmx_controls(min
, opt
, MSR_IA32_VMX_PINBASED_CTLS
,
3624 &_pin_based_exec_control
) < 0)
3627 if (cpu_has_broken_vmx_preemption_timer())
3628 _pin_based_exec_control
&= ~PIN_BASED_VMX_PREEMPTION_TIMER
;
3629 if (!(_cpu_based_2nd_exec_control
&
3630 SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY
))
3631 _pin_based_exec_control
&= ~PIN_BASED_POSTED_INTR
;
3633 min
= VM_ENTRY_LOAD_DEBUG_CONTROLS
;
3634 opt
= VM_ENTRY_LOAD_IA32_PAT
| VM_ENTRY_LOAD_BNDCFGS
;
3635 if (adjust_vmx_controls(min
, opt
, MSR_IA32_VMX_ENTRY_CTLS
,
3636 &_vmentry_control
) < 0)
3639 rdmsr(MSR_IA32_VMX_BASIC
, vmx_msr_low
, vmx_msr_high
);
3641 /* IA-32 SDM Vol 3B: VMCS size is never greater than 4kB. */
3642 if ((vmx_msr_high
& 0x1fff) > PAGE_SIZE
)
3645 #ifdef CONFIG_X86_64
3646 /* IA-32 SDM Vol 3B: 64-bit CPUs always have VMX_BASIC_MSR[48]==0. */
3647 if (vmx_msr_high
& (1u<<16))
3651 /* Require Write-Back (WB) memory type for VMCS accesses. */
3652 if (((vmx_msr_high
>> 18) & 15) != 6)
3655 vmcs_conf
->size
= vmx_msr_high
& 0x1fff;
3656 vmcs_conf
->order
= get_order(vmcs_conf
->size
);
3657 vmcs_conf
->basic_cap
= vmx_msr_high
& ~0x1fff;
3658 vmcs_conf
->revision_id
= vmx_msr_low
;
3660 vmcs_conf
->pin_based_exec_ctrl
= _pin_based_exec_control
;
3661 vmcs_conf
->cpu_based_exec_ctrl
= _cpu_based_exec_control
;
3662 vmcs_conf
->cpu_based_2nd_exec_ctrl
= _cpu_based_2nd_exec_control
;
3663 vmcs_conf
->vmexit_ctrl
= _vmexit_control
;
3664 vmcs_conf
->vmentry_ctrl
= _vmentry_control
;
3666 cpu_has_load_ia32_efer
=
3667 allow_1_setting(MSR_IA32_VMX_ENTRY_CTLS
,
3668 VM_ENTRY_LOAD_IA32_EFER
)
3669 && allow_1_setting(MSR_IA32_VMX_EXIT_CTLS
,
3670 VM_EXIT_LOAD_IA32_EFER
);
3672 cpu_has_load_perf_global_ctrl
=
3673 allow_1_setting(MSR_IA32_VMX_ENTRY_CTLS
,
3674 VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL
)
3675 && allow_1_setting(MSR_IA32_VMX_EXIT_CTLS
,
3676 VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL
);
3679 * Some cpus support VM_ENTRY_(LOAD|SAVE)_IA32_PERF_GLOBAL_CTRL
3680 * but due to errata below it can't be used. Workaround is to use
3681 * msr load mechanism to switch IA32_PERF_GLOBAL_CTRL.
3683 * VM Exit May Incorrectly Clear IA32_PERF_GLOBAL_CTRL [34:32]
3688 * BC86,AAY89,BD102 (model 44)
3692 if (cpu_has_load_perf_global_ctrl
&& boot_cpu_data
.x86
== 0x6) {
3693 switch (boot_cpu_data
.x86_model
) {
3699 cpu_has_load_perf_global_ctrl
= false;
3700 printk_once(KERN_WARNING
"kvm: VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL "
3701 "does not work properly. Using workaround\n");
3708 if (boot_cpu_has(X86_FEATURE_XSAVES
))
3709 rdmsrl(MSR_IA32_XSS
, host_xss
);
3714 static struct vmcs
*alloc_vmcs_cpu(int cpu
)
3716 int node
= cpu_to_node(cpu
);
3720 pages
= __alloc_pages_node(node
, GFP_KERNEL
, vmcs_config
.order
);
3723 vmcs
= page_address(pages
);
3724 memset(vmcs
, 0, vmcs_config
.size
);
3725 vmcs
->revision_id
= vmcs_config
.revision_id
; /* vmcs revision id */
3729 static struct vmcs
*alloc_vmcs(void)
3731 return alloc_vmcs_cpu(raw_smp_processor_id());
3734 static void free_vmcs(struct vmcs
*vmcs
)
3736 free_pages((unsigned long)vmcs
, vmcs_config
.order
);
3740 * Free a VMCS, but before that VMCLEAR it on the CPU where it was last loaded
3742 static void free_loaded_vmcs(struct loaded_vmcs
*loaded_vmcs
)
3744 if (!loaded_vmcs
->vmcs
)
3746 loaded_vmcs_clear(loaded_vmcs
);
3747 free_vmcs(loaded_vmcs
->vmcs
);
3748 loaded_vmcs
->vmcs
= NULL
;
3749 WARN_ON(loaded_vmcs
->shadow_vmcs
!= NULL
);
3752 static void free_kvm_area(void)
3756 for_each_possible_cpu(cpu
) {
3757 free_vmcs(per_cpu(vmxarea
, cpu
));
3758 per_cpu(vmxarea
, cpu
) = NULL
;
3762 static void init_vmcs_shadow_fields(void)
3766 /* No checks for read only fields yet */
3768 for (i
= j
= 0; i
< max_shadow_read_write_fields
; i
++) {
3769 switch (shadow_read_write_fields
[i
]) {
3771 if (!kvm_mpx_supported())
3779 shadow_read_write_fields
[j
] =
3780 shadow_read_write_fields
[i
];
3783 max_shadow_read_write_fields
= j
;
3785 /* shadowed fields guest access without vmexit */
3786 for (i
= 0; i
< max_shadow_read_write_fields
; i
++) {
3787 clear_bit(shadow_read_write_fields
[i
],
3788 vmx_vmwrite_bitmap
);
3789 clear_bit(shadow_read_write_fields
[i
],
3792 for (i
= 0; i
< max_shadow_read_only_fields
; i
++)
3793 clear_bit(shadow_read_only_fields
[i
],
3797 static __init
int alloc_kvm_area(void)
3801 for_each_possible_cpu(cpu
) {
3804 vmcs
= alloc_vmcs_cpu(cpu
);
3810 per_cpu(vmxarea
, cpu
) = vmcs
;
3815 static bool emulation_required(struct kvm_vcpu
*vcpu
)
3817 return emulate_invalid_guest_state
&& !guest_state_valid(vcpu
);
3820 static void fix_pmode_seg(struct kvm_vcpu
*vcpu
, int seg
,
3821 struct kvm_segment
*save
)
3823 if (!emulate_invalid_guest_state
) {
3825 * CS and SS RPL should be equal during guest entry according
3826 * to VMX spec, but in reality it is not always so. Since vcpu
3827 * is in the middle of the transition from real mode to
3828 * protected mode it is safe to assume that RPL 0 is a good
3831 if (seg
== VCPU_SREG_CS
|| seg
== VCPU_SREG_SS
)
3832 save
->selector
&= ~SEGMENT_RPL_MASK
;
3833 save
->dpl
= save
->selector
& SEGMENT_RPL_MASK
;
3836 vmx_set_segment(vcpu
, save
, seg
);
3839 static void enter_pmode(struct kvm_vcpu
*vcpu
)
3841 unsigned long flags
;
3842 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
3845 * Update real mode segment cache. It may be not up-to-date if sement
3846 * register was written while vcpu was in a guest mode.
3848 vmx_get_segment(vcpu
, &vmx
->rmode
.segs
[VCPU_SREG_ES
], VCPU_SREG_ES
);
3849 vmx_get_segment(vcpu
, &vmx
->rmode
.segs
[VCPU_SREG_DS
], VCPU_SREG_DS
);
3850 vmx_get_segment(vcpu
, &vmx
->rmode
.segs
[VCPU_SREG_FS
], VCPU_SREG_FS
);
3851 vmx_get_segment(vcpu
, &vmx
->rmode
.segs
[VCPU_SREG_GS
], VCPU_SREG_GS
);
3852 vmx_get_segment(vcpu
, &vmx
->rmode
.segs
[VCPU_SREG_SS
], VCPU_SREG_SS
);
3853 vmx_get_segment(vcpu
, &vmx
->rmode
.segs
[VCPU_SREG_CS
], VCPU_SREG_CS
);
3855 vmx
->rmode
.vm86_active
= 0;
3857 vmx_segment_cache_clear(vmx
);
3859 vmx_set_segment(vcpu
, &vmx
->rmode
.segs
[VCPU_SREG_TR
], VCPU_SREG_TR
);
3861 flags
= vmcs_readl(GUEST_RFLAGS
);
3862 flags
&= RMODE_GUEST_OWNED_EFLAGS_BITS
;
3863 flags
|= vmx
->rmode
.save_rflags
& ~RMODE_GUEST_OWNED_EFLAGS_BITS
;
3864 vmcs_writel(GUEST_RFLAGS
, flags
);
3866 vmcs_writel(GUEST_CR4
, (vmcs_readl(GUEST_CR4
) & ~X86_CR4_VME
) |
3867 (vmcs_readl(CR4_READ_SHADOW
) & X86_CR4_VME
));
3869 update_exception_bitmap(vcpu
);
3871 fix_pmode_seg(vcpu
, VCPU_SREG_CS
, &vmx
->rmode
.segs
[VCPU_SREG_CS
]);
3872 fix_pmode_seg(vcpu
, VCPU_SREG_SS
, &vmx
->rmode
.segs
[VCPU_SREG_SS
]);
3873 fix_pmode_seg(vcpu
, VCPU_SREG_ES
, &vmx
->rmode
.segs
[VCPU_SREG_ES
]);
3874 fix_pmode_seg(vcpu
, VCPU_SREG_DS
, &vmx
->rmode
.segs
[VCPU_SREG_DS
]);
3875 fix_pmode_seg(vcpu
, VCPU_SREG_FS
, &vmx
->rmode
.segs
[VCPU_SREG_FS
]);
3876 fix_pmode_seg(vcpu
, VCPU_SREG_GS
, &vmx
->rmode
.segs
[VCPU_SREG_GS
]);
3879 static void fix_rmode_seg(int seg
, struct kvm_segment
*save
)
3881 const struct kvm_vmx_segment_field
*sf
= &kvm_vmx_segment_fields
[seg
];
3882 struct kvm_segment var
= *save
;
3885 if (seg
== VCPU_SREG_CS
)
3888 if (!emulate_invalid_guest_state
) {
3889 var
.selector
= var
.base
>> 4;
3890 var
.base
= var
.base
& 0xffff0;
3900 if (save
->base
& 0xf)
3901 printk_once(KERN_WARNING
"kvm: segment base is not "
3902 "paragraph aligned when entering "
3903 "protected mode (seg=%d)", seg
);
3906 vmcs_write16(sf
->selector
, var
.selector
);
3907 vmcs_writel(sf
->base
, var
.base
);
3908 vmcs_write32(sf
->limit
, var
.limit
);
3909 vmcs_write32(sf
->ar_bytes
, vmx_segment_access_rights(&var
));
3912 static void enter_rmode(struct kvm_vcpu
*vcpu
)
3914 unsigned long flags
;
3915 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
3917 vmx_get_segment(vcpu
, &vmx
->rmode
.segs
[VCPU_SREG_TR
], VCPU_SREG_TR
);
3918 vmx_get_segment(vcpu
, &vmx
->rmode
.segs
[VCPU_SREG_ES
], VCPU_SREG_ES
);
3919 vmx_get_segment(vcpu
, &vmx
->rmode
.segs
[VCPU_SREG_DS
], VCPU_SREG_DS
);
3920 vmx_get_segment(vcpu
, &vmx
->rmode
.segs
[VCPU_SREG_FS
], VCPU_SREG_FS
);
3921 vmx_get_segment(vcpu
, &vmx
->rmode
.segs
[VCPU_SREG_GS
], VCPU_SREG_GS
);
3922 vmx_get_segment(vcpu
, &vmx
->rmode
.segs
[VCPU_SREG_SS
], VCPU_SREG_SS
);
3923 vmx_get_segment(vcpu
, &vmx
->rmode
.segs
[VCPU_SREG_CS
], VCPU_SREG_CS
);
3925 vmx
->rmode
.vm86_active
= 1;
3928 * Very old userspace does not call KVM_SET_TSS_ADDR before entering
3929 * vcpu. Warn the user that an update is overdue.
3931 if (!vcpu
->kvm
->arch
.tss_addr
)
3932 printk_once(KERN_WARNING
"kvm: KVM_SET_TSS_ADDR need to be "
3933 "called before entering vcpu\n");
3935 vmx_segment_cache_clear(vmx
);
3937 vmcs_writel(GUEST_TR_BASE
, vcpu
->kvm
->arch
.tss_addr
);
3938 vmcs_write32(GUEST_TR_LIMIT
, RMODE_TSS_SIZE
- 1);
3939 vmcs_write32(GUEST_TR_AR_BYTES
, 0x008b);
3941 flags
= vmcs_readl(GUEST_RFLAGS
);
3942 vmx
->rmode
.save_rflags
= flags
;
3944 flags
|= X86_EFLAGS_IOPL
| X86_EFLAGS_VM
;
3946 vmcs_writel(GUEST_RFLAGS
, flags
);
3947 vmcs_writel(GUEST_CR4
, vmcs_readl(GUEST_CR4
) | X86_CR4_VME
);
3948 update_exception_bitmap(vcpu
);
3950 fix_rmode_seg(VCPU_SREG_SS
, &vmx
->rmode
.segs
[VCPU_SREG_SS
]);
3951 fix_rmode_seg(VCPU_SREG_CS
, &vmx
->rmode
.segs
[VCPU_SREG_CS
]);
3952 fix_rmode_seg(VCPU_SREG_ES
, &vmx
->rmode
.segs
[VCPU_SREG_ES
]);
3953 fix_rmode_seg(VCPU_SREG_DS
, &vmx
->rmode
.segs
[VCPU_SREG_DS
]);
3954 fix_rmode_seg(VCPU_SREG_GS
, &vmx
->rmode
.segs
[VCPU_SREG_GS
]);
3955 fix_rmode_seg(VCPU_SREG_FS
, &vmx
->rmode
.segs
[VCPU_SREG_FS
]);
3957 kvm_mmu_reset_context(vcpu
);
3960 static void vmx_set_efer(struct kvm_vcpu
*vcpu
, u64 efer
)
3962 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
3963 struct shared_msr_entry
*msr
= find_msr_entry(vmx
, MSR_EFER
);
3969 * Force kernel_gs_base reloading before EFER changes, as control
3970 * of this msr depends on is_long_mode().
3972 vmx_load_host_state(to_vmx(vcpu
));
3973 vcpu
->arch
.efer
= efer
;
3974 if (efer
& EFER_LMA
) {
3975 vm_entry_controls_setbit(to_vmx(vcpu
), VM_ENTRY_IA32E_MODE
);
3978 vm_entry_controls_clearbit(to_vmx(vcpu
), VM_ENTRY_IA32E_MODE
);
3980 msr
->data
= efer
& ~EFER_LME
;
3985 #ifdef CONFIG_X86_64
3987 static void enter_lmode(struct kvm_vcpu
*vcpu
)
3991 vmx_segment_cache_clear(to_vmx(vcpu
));
3993 guest_tr_ar
= vmcs_read32(GUEST_TR_AR_BYTES
);
3994 if ((guest_tr_ar
& VMX_AR_TYPE_MASK
) != VMX_AR_TYPE_BUSY_64_TSS
) {
3995 pr_debug_ratelimited("%s: tss fixup for long mode. \n",
3997 vmcs_write32(GUEST_TR_AR_BYTES
,
3998 (guest_tr_ar
& ~VMX_AR_TYPE_MASK
)
3999 | VMX_AR_TYPE_BUSY_64_TSS
);
4001 vmx_set_efer(vcpu
, vcpu
->arch
.efer
| EFER_LMA
);
4004 static void exit_lmode(struct kvm_vcpu
*vcpu
)
4006 vm_entry_controls_clearbit(to_vmx(vcpu
), VM_ENTRY_IA32E_MODE
);
4007 vmx_set_efer(vcpu
, vcpu
->arch
.efer
& ~EFER_LMA
);
4012 static inline void __vmx_flush_tlb(struct kvm_vcpu
*vcpu
, int vpid
)
4014 vpid_sync_context(vpid
);
4016 if (!VALID_PAGE(vcpu
->arch
.mmu
.root_hpa
))
4018 ept_sync_context(construct_eptp(vcpu
->arch
.mmu
.root_hpa
));
4022 static void vmx_flush_tlb(struct kvm_vcpu
*vcpu
)
4024 __vmx_flush_tlb(vcpu
, to_vmx(vcpu
)->vpid
);
4027 static void vmx_decache_cr0_guest_bits(struct kvm_vcpu
*vcpu
)
4029 ulong cr0_guest_owned_bits
= vcpu
->arch
.cr0_guest_owned_bits
;
4031 vcpu
->arch
.cr0
&= ~cr0_guest_owned_bits
;
4032 vcpu
->arch
.cr0
|= vmcs_readl(GUEST_CR0
) & cr0_guest_owned_bits
;
4035 static void vmx_decache_cr3(struct kvm_vcpu
*vcpu
)
4037 if (enable_ept
&& is_paging(vcpu
))
4038 vcpu
->arch
.cr3
= vmcs_readl(GUEST_CR3
);
4039 __set_bit(VCPU_EXREG_CR3
, (ulong
*)&vcpu
->arch
.regs_avail
);
4042 static void vmx_decache_cr4_guest_bits(struct kvm_vcpu
*vcpu
)
4044 ulong cr4_guest_owned_bits
= vcpu
->arch
.cr4_guest_owned_bits
;
4046 vcpu
->arch
.cr4
&= ~cr4_guest_owned_bits
;
4047 vcpu
->arch
.cr4
|= vmcs_readl(GUEST_CR4
) & cr4_guest_owned_bits
;
4050 static void ept_load_pdptrs(struct kvm_vcpu
*vcpu
)
4052 struct kvm_mmu
*mmu
= vcpu
->arch
.walk_mmu
;
4054 if (!test_bit(VCPU_EXREG_PDPTR
,
4055 (unsigned long *)&vcpu
->arch
.regs_dirty
))
4058 if (is_paging(vcpu
) && is_pae(vcpu
) && !is_long_mode(vcpu
)) {
4059 vmcs_write64(GUEST_PDPTR0
, mmu
->pdptrs
[0]);
4060 vmcs_write64(GUEST_PDPTR1
, mmu
->pdptrs
[1]);
4061 vmcs_write64(GUEST_PDPTR2
, mmu
->pdptrs
[2]);
4062 vmcs_write64(GUEST_PDPTR3
, mmu
->pdptrs
[3]);
4066 static void ept_save_pdptrs(struct kvm_vcpu
*vcpu
)
4068 struct kvm_mmu
*mmu
= vcpu
->arch
.walk_mmu
;
4070 if (is_paging(vcpu
) && is_pae(vcpu
) && !is_long_mode(vcpu
)) {
4071 mmu
->pdptrs
[0] = vmcs_read64(GUEST_PDPTR0
);
4072 mmu
->pdptrs
[1] = vmcs_read64(GUEST_PDPTR1
);
4073 mmu
->pdptrs
[2] = vmcs_read64(GUEST_PDPTR2
);
4074 mmu
->pdptrs
[3] = vmcs_read64(GUEST_PDPTR3
);
4077 __set_bit(VCPU_EXREG_PDPTR
,
4078 (unsigned long *)&vcpu
->arch
.regs_avail
);
4079 __set_bit(VCPU_EXREG_PDPTR
,
4080 (unsigned long *)&vcpu
->arch
.regs_dirty
);
4083 static bool nested_guest_cr0_valid(struct kvm_vcpu
*vcpu
, unsigned long val
)
4085 u64 fixed0
= to_vmx(vcpu
)->nested
.nested_vmx_cr0_fixed0
;
4086 u64 fixed1
= to_vmx(vcpu
)->nested
.nested_vmx_cr0_fixed1
;
4087 struct vmcs12
*vmcs12
= get_vmcs12(vcpu
);
4089 if (to_vmx(vcpu
)->nested
.nested_vmx_secondary_ctls_high
&
4090 SECONDARY_EXEC_UNRESTRICTED_GUEST
&&
4091 nested_cpu_has2(vmcs12
, SECONDARY_EXEC_UNRESTRICTED_GUEST
))
4092 fixed0
&= ~(X86_CR0_PE
| X86_CR0_PG
);
4094 return fixed_bits_valid(val
, fixed0
, fixed1
);
4097 static bool nested_host_cr0_valid(struct kvm_vcpu
*vcpu
, unsigned long val
)
4099 u64 fixed0
= to_vmx(vcpu
)->nested
.nested_vmx_cr0_fixed0
;
4100 u64 fixed1
= to_vmx(vcpu
)->nested
.nested_vmx_cr0_fixed1
;
4102 return fixed_bits_valid(val
, fixed0
, fixed1
);
4105 static bool nested_cr4_valid(struct kvm_vcpu
*vcpu
, unsigned long val
)
4107 u64 fixed0
= to_vmx(vcpu
)->nested
.nested_vmx_cr4_fixed0
;
4108 u64 fixed1
= to_vmx(vcpu
)->nested
.nested_vmx_cr4_fixed1
;
4110 return fixed_bits_valid(val
, fixed0
, fixed1
);
4113 /* No difference in the restrictions on guest and host CR4 in VMX operation. */
4114 #define nested_guest_cr4_valid nested_cr4_valid
4115 #define nested_host_cr4_valid nested_cr4_valid
4117 static int vmx_set_cr4(struct kvm_vcpu
*vcpu
, unsigned long cr4
);
4119 static void ept_update_paging_mode_cr0(unsigned long *hw_cr0
,
4121 struct kvm_vcpu
*vcpu
)
4123 if (!test_bit(VCPU_EXREG_CR3
, (ulong
*)&vcpu
->arch
.regs_avail
))
4124 vmx_decache_cr3(vcpu
);
4125 if (!(cr0
& X86_CR0_PG
)) {
4126 /* From paging/starting to nonpaging */
4127 vmcs_write32(CPU_BASED_VM_EXEC_CONTROL
,
4128 vmcs_read32(CPU_BASED_VM_EXEC_CONTROL
) |
4129 (CPU_BASED_CR3_LOAD_EXITING
|
4130 CPU_BASED_CR3_STORE_EXITING
));
4131 vcpu
->arch
.cr0
= cr0
;
4132 vmx_set_cr4(vcpu
, kvm_read_cr4(vcpu
));
4133 } else if (!is_paging(vcpu
)) {
4134 /* From nonpaging to paging */
4135 vmcs_write32(CPU_BASED_VM_EXEC_CONTROL
,
4136 vmcs_read32(CPU_BASED_VM_EXEC_CONTROL
) &
4137 ~(CPU_BASED_CR3_LOAD_EXITING
|
4138 CPU_BASED_CR3_STORE_EXITING
));
4139 vcpu
->arch
.cr0
= cr0
;
4140 vmx_set_cr4(vcpu
, kvm_read_cr4(vcpu
));
4143 if (!(cr0
& X86_CR0_WP
))
4144 *hw_cr0
&= ~X86_CR0_WP
;
4147 static void vmx_set_cr0(struct kvm_vcpu
*vcpu
, unsigned long cr0
)
4149 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
4150 unsigned long hw_cr0
;
4152 hw_cr0
= (cr0
& ~KVM_GUEST_CR0_MASK
);
4153 if (enable_unrestricted_guest
)
4154 hw_cr0
|= KVM_VM_CR0_ALWAYS_ON_UNRESTRICTED_GUEST
;
4156 hw_cr0
|= KVM_VM_CR0_ALWAYS_ON
;
4158 if (vmx
->rmode
.vm86_active
&& (cr0
& X86_CR0_PE
))
4161 if (!vmx
->rmode
.vm86_active
&& !(cr0
& X86_CR0_PE
))
4165 #ifdef CONFIG_X86_64
4166 if (vcpu
->arch
.efer
& EFER_LME
) {
4167 if (!is_paging(vcpu
) && (cr0
& X86_CR0_PG
))
4169 if (is_paging(vcpu
) && !(cr0
& X86_CR0_PG
))
4175 ept_update_paging_mode_cr0(&hw_cr0
, cr0
, vcpu
);
4177 vmcs_writel(CR0_READ_SHADOW
, cr0
);
4178 vmcs_writel(GUEST_CR0
, hw_cr0
);
4179 vcpu
->arch
.cr0
= cr0
;
4181 /* depends on vcpu->arch.cr0 to be set to a new value */
4182 vmx
->emulation_required
= emulation_required(vcpu
);
4185 static u64
construct_eptp(unsigned long root_hpa
)
4189 /* TODO write the value reading from MSR */
4190 eptp
= VMX_EPT_DEFAULT_MT
|
4191 VMX_EPT_DEFAULT_GAW
<< VMX_EPT_GAW_EPTP_SHIFT
;
4192 if (enable_ept_ad_bits
)
4193 eptp
|= VMX_EPT_AD_ENABLE_BIT
;
4194 eptp
|= (root_hpa
& PAGE_MASK
);
4199 static void vmx_set_cr3(struct kvm_vcpu
*vcpu
, unsigned long cr3
)
4201 unsigned long guest_cr3
;
4206 eptp
= construct_eptp(cr3
);
4207 vmcs_write64(EPT_POINTER
, eptp
);
4208 if (is_paging(vcpu
) || is_guest_mode(vcpu
))
4209 guest_cr3
= kvm_read_cr3(vcpu
);
4211 guest_cr3
= vcpu
->kvm
->arch
.ept_identity_map_addr
;
4212 ept_load_pdptrs(vcpu
);
4215 vmx_flush_tlb(vcpu
);
4216 vmcs_writel(GUEST_CR3
, guest_cr3
);
4219 static int vmx_set_cr4(struct kvm_vcpu
*vcpu
, unsigned long cr4
)
4222 * Pass through host's Machine Check Enable value to hw_cr4, which
4223 * is in force while we are in guest mode. Do not let guests control
4224 * this bit, even if host CR4.MCE == 0.
4226 unsigned long hw_cr4
=
4227 (cr4_read_shadow() & X86_CR4_MCE
) |
4228 (cr4
& ~X86_CR4_MCE
) |
4229 (to_vmx(vcpu
)->rmode
.vm86_active
?
4230 KVM_RMODE_VM_CR4_ALWAYS_ON
: KVM_PMODE_VM_CR4_ALWAYS_ON
);
4232 if (cr4
& X86_CR4_VMXE
) {
4234 * To use VMXON (and later other VMX instructions), a guest
4235 * must first be able to turn on cr4.VMXE (see handle_vmon()).
4236 * So basically the check on whether to allow nested VMX
4239 if (!nested_vmx_allowed(vcpu
))
4243 if (to_vmx(vcpu
)->nested
.vmxon
&& !nested_cr4_valid(vcpu
, cr4
))
4246 vcpu
->arch
.cr4
= cr4
;
4248 if (!is_paging(vcpu
)) {
4249 hw_cr4
&= ~X86_CR4_PAE
;
4250 hw_cr4
|= X86_CR4_PSE
;
4251 } else if (!(cr4
& X86_CR4_PAE
)) {
4252 hw_cr4
&= ~X86_CR4_PAE
;
4256 if (!enable_unrestricted_guest
&& !is_paging(vcpu
))
4258 * SMEP/SMAP/PKU is disabled if CPU is in non-paging mode in
4259 * hardware. To emulate this behavior, SMEP/SMAP/PKU needs
4260 * to be manually disabled when guest switches to non-paging
4263 * If !enable_unrestricted_guest, the CPU is always running
4264 * with CR0.PG=1 and CR4 needs to be modified.
4265 * If enable_unrestricted_guest, the CPU automatically
4266 * disables SMEP/SMAP/PKU when the guest sets CR0.PG=0.
4268 hw_cr4
&= ~(X86_CR4_SMEP
| X86_CR4_SMAP
| X86_CR4_PKE
);
4270 vmcs_writel(CR4_READ_SHADOW
, cr4
);
4271 vmcs_writel(GUEST_CR4
, hw_cr4
);
4275 static void vmx_get_segment(struct kvm_vcpu
*vcpu
,
4276 struct kvm_segment
*var
, int seg
)
4278 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
4281 if (vmx
->rmode
.vm86_active
&& seg
!= VCPU_SREG_LDTR
) {
4282 *var
= vmx
->rmode
.segs
[seg
];
4283 if (seg
== VCPU_SREG_TR
4284 || var
->selector
== vmx_read_guest_seg_selector(vmx
, seg
))
4286 var
->base
= vmx_read_guest_seg_base(vmx
, seg
);
4287 var
->selector
= vmx_read_guest_seg_selector(vmx
, seg
);
4290 var
->base
= vmx_read_guest_seg_base(vmx
, seg
);
4291 var
->limit
= vmx_read_guest_seg_limit(vmx
, seg
);
4292 var
->selector
= vmx_read_guest_seg_selector(vmx
, seg
);
4293 ar
= vmx_read_guest_seg_ar(vmx
, seg
);
4294 var
->unusable
= (ar
>> 16) & 1;
4295 var
->type
= ar
& 15;
4296 var
->s
= (ar
>> 4) & 1;
4297 var
->dpl
= (ar
>> 5) & 3;
4299 * Some userspaces do not preserve unusable property. Since usable
4300 * segment has to be present according to VMX spec we can use present
4301 * property to amend userspace bug by making unusable segment always
4302 * nonpresent. vmx_segment_access_rights() already marks nonpresent
4303 * segment as unusable.
4305 var
->present
= !var
->unusable
;
4306 var
->avl
= (ar
>> 12) & 1;
4307 var
->l
= (ar
>> 13) & 1;
4308 var
->db
= (ar
>> 14) & 1;
4309 var
->g
= (ar
>> 15) & 1;
4312 static u64
vmx_get_segment_base(struct kvm_vcpu
*vcpu
, int seg
)
4314 struct kvm_segment s
;
4316 if (to_vmx(vcpu
)->rmode
.vm86_active
) {
4317 vmx_get_segment(vcpu
, &s
, seg
);
4320 return vmx_read_guest_seg_base(to_vmx(vcpu
), seg
);
4323 static int vmx_get_cpl(struct kvm_vcpu
*vcpu
)
4325 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
4327 if (unlikely(vmx
->rmode
.vm86_active
))
4330 int ar
= vmx_read_guest_seg_ar(vmx
, VCPU_SREG_SS
);
4331 return VMX_AR_DPL(ar
);
4335 static u32
vmx_segment_access_rights(struct kvm_segment
*var
)
4339 if (var
->unusable
|| !var
->present
)
4342 ar
= var
->type
& 15;
4343 ar
|= (var
->s
& 1) << 4;
4344 ar
|= (var
->dpl
& 3) << 5;
4345 ar
|= (var
->present
& 1) << 7;
4346 ar
|= (var
->avl
& 1) << 12;
4347 ar
|= (var
->l
& 1) << 13;
4348 ar
|= (var
->db
& 1) << 14;
4349 ar
|= (var
->g
& 1) << 15;
4355 static void vmx_set_segment(struct kvm_vcpu
*vcpu
,
4356 struct kvm_segment
*var
, int seg
)
4358 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
4359 const struct kvm_vmx_segment_field
*sf
= &kvm_vmx_segment_fields
[seg
];
4361 vmx_segment_cache_clear(vmx
);
4363 if (vmx
->rmode
.vm86_active
&& seg
!= VCPU_SREG_LDTR
) {
4364 vmx
->rmode
.segs
[seg
] = *var
;
4365 if (seg
== VCPU_SREG_TR
)
4366 vmcs_write16(sf
->selector
, var
->selector
);
4368 fix_rmode_seg(seg
, &vmx
->rmode
.segs
[seg
]);
4372 vmcs_writel(sf
->base
, var
->base
);
4373 vmcs_write32(sf
->limit
, var
->limit
);
4374 vmcs_write16(sf
->selector
, var
->selector
);
4377 * Fix the "Accessed" bit in AR field of segment registers for older
4379 * IA32 arch specifies that at the time of processor reset the
4380 * "Accessed" bit in the AR field of segment registers is 1. And qemu
4381 * is setting it to 0 in the userland code. This causes invalid guest
4382 * state vmexit when "unrestricted guest" mode is turned on.
4383 * Fix for this setup issue in cpu_reset is being pushed in the qemu
4384 * tree. Newer qemu binaries with that qemu fix would not need this
4387 if (enable_unrestricted_guest
&& (seg
!= VCPU_SREG_LDTR
))
4388 var
->type
|= 0x1; /* Accessed */
4390 vmcs_write32(sf
->ar_bytes
, vmx_segment_access_rights(var
));
4393 vmx
->emulation_required
= emulation_required(vcpu
);
4396 static void vmx_get_cs_db_l_bits(struct kvm_vcpu
*vcpu
, int *db
, int *l
)
4398 u32 ar
= vmx_read_guest_seg_ar(to_vmx(vcpu
), VCPU_SREG_CS
);
4400 *db
= (ar
>> 14) & 1;
4401 *l
= (ar
>> 13) & 1;
4404 static void vmx_get_idt(struct kvm_vcpu
*vcpu
, struct desc_ptr
*dt
)
4406 dt
->size
= vmcs_read32(GUEST_IDTR_LIMIT
);
4407 dt
->address
= vmcs_readl(GUEST_IDTR_BASE
);
4410 static void vmx_set_idt(struct kvm_vcpu
*vcpu
, struct desc_ptr
*dt
)
4412 vmcs_write32(GUEST_IDTR_LIMIT
, dt
->size
);
4413 vmcs_writel(GUEST_IDTR_BASE
, dt
->address
);
4416 static void vmx_get_gdt(struct kvm_vcpu
*vcpu
, struct desc_ptr
*dt
)
4418 dt
->size
= vmcs_read32(GUEST_GDTR_LIMIT
);
4419 dt
->address
= vmcs_readl(GUEST_GDTR_BASE
);
4422 static void vmx_set_gdt(struct kvm_vcpu
*vcpu
, struct desc_ptr
*dt
)
4424 vmcs_write32(GUEST_GDTR_LIMIT
, dt
->size
);
4425 vmcs_writel(GUEST_GDTR_BASE
, dt
->address
);
4428 static bool rmode_segment_valid(struct kvm_vcpu
*vcpu
, int seg
)
4430 struct kvm_segment var
;
4433 vmx_get_segment(vcpu
, &var
, seg
);
4435 if (seg
== VCPU_SREG_CS
)
4437 ar
= vmx_segment_access_rights(&var
);
4439 if (var
.base
!= (var
.selector
<< 4))
4441 if (var
.limit
!= 0xffff)
4449 static bool code_segment_valid(struct kvm_vcpu
*vcpu
)
4451 struct kvm_segment cs
;
4452 unsigned int cs_rpl
;
4454 vmx_get_segment(vcpu
, &cs
, VCPU_SREG_CS
);
4455 cs_rpl
= cs
.selector
& SEGMENT_RPL_MASK
;
4459 if (~cs
.type
& (VMX_AR_TYPE_CODE_MASK
|VMX_AR_TYPE_ACCESSES_MASK
))
4463 if (cs
.type
& VMX_AR_TYPE_WRITEABLE_MASK
) {
4464 if (cs
.dpl
> cs_rpl
)
4467 if (cs
.dpl
!= cs_rpl
)
4473 /* TODO: Add Reserved field check, this'll require a new member in the kvm_segment_field structure */
4477 static bool stack_segment_valid(struct kvm_vcpu
*vcpu
)
4479 struct kvm_segment ss
;
4480 unsigned int ss_rpl
;
4482 vmx_get_segment(vcpu
, &ss
, VCPU_SREG_SS
);
4483 ss_rpl
= ss
.selector
& SEGMENT_RPL_MASK
;
4487 if (ss
.type
!= 3 && ss
.type
!= 7)
4491 if (ss
.dpl
!= ss_rpl
) /* DPL != RPL */
4499 static bool data_segment_valid(struct kvm_vcpu
*vcpu
, int seg
)
4501 struct kvm_segment var
;
4504 vmx_get_segment(vcpu
, &var
, seg
);
4505 rpl
= var
.selector
& SEGMENT_RPL_MASK
;
4513 if (~var
.type
& (VMX_AR_TYPE_CODE_MASK
|VMX_AR_TYPE_WRITEABLE_MASK
)) {
4514 if (var
.dpl
< rpl
) /* DPL < RPL */
4518 /* TODO: Add other members to kvm_segment_field to allow checking for other access
4524 static bool tr_valid(struct kvm_vcpu
*vcpu
)
4526 struct kvm_segment tr
;
4528 vmx_get_segment(vcpu
, &tr
, VCPU_SREG_TR
);
4532 if (tr
.selector
& SEGMENT_TI_MASK
) /* TI = 1 */
4534 if (tr
.type
!= 3 && tr
.type
!= 11) /* TODO: Check if guest is in IA32e mode */
4542 static bool ldtr_valid(struct kvm_vcpu
*vcpu
)
4544 struct kvm_segment ldtr
;
4546 vmx_get_segment(vcpu
, &ldtr
, VCPU_SREG_LDTR
);
4550 if (ldtr
.selector
& SEGMENT_TI_MASK
) /* TI = 1 */
4560 static bool cs_ss_rpl_check(struct kvm_vcpu
*vcpu
)
4562 struct kvm_segment cs
, ss
;
4564 vmx_get_segment(vcpu
, &cs
, VCPU_SREG_CS
);
4565 vmx_get_segment(vcpu
, &ss
, VCPU_SREG_SS
);
4567 return ((cs
.selector
& SEGMENT_RPL_MASK
) ==
4568 (ss
.selector
& SEGMENT_RPL_MASK
));
4572 * Check if guest state is valid. Returns true if valid, false if
4574 * We assume that registers are always usable
4576 static bool guest_state_valid(struct kvm_vcpu
*vcpu
)
4578 if (enable_unrestricted_guest
)
4581 /* real mode guest state checks */
4582 if (!is_protmode(vcpu
) || (vmx_get_rflags(vcpu
) & X86_EFLAGS_VM
)) {
4583 if (!rmode_segment_valid(vcpu
, VCPU_SREG_CS
))
4585 if (!rmode_segment_valid(vcpu
, VCPU_SREG_SS
))
4587 if (!rmode_segment_valid(vcpu
, VCPU_SREG_DS
))
4589 if (!rmode_segment_valid(vcpu
, VCPU_SREG_ES
))
4591 if (!rmode_segment_valid(vcpu
, VCPU_SREG_FS
))
4593 if (!rmode_segment_valid(vcpu
, VCPU_SREG_GS
))
4596 /* protected mode guest state checks */
4597 if (!cs_ss_rpl_check(vcpu
))
4599 if (!code_segment_valid(vcpu
))
4601 if (!stack_segment_valid(vcpu
))
4603 if (!data_segment_valid(vcpu
, VCPU_SREG_DS
))
4605 if (!data_segment_valid(vcpu
, VCPU_SREG_ES
))
4607 if (!data_segment_valid(vcpu
, VCPU_SREG_FS
))
4609 if (!data_segment_valid(vcpu
, VCPU_SREG_GS
))
4611 if (!tr_valid(vcpu
))
4613 if (!ldtr_valid(vcpu
))
4617 * - Add checks on RIP
4618 * - Add checks on RFLAGS
4624 static int init_rmode_tss(struct kvm
*kvm
)
4630 idx
= srcu_read_lock(&kvm
->srcu
);
4631 fn
= kvm
->arch
.tss_addr
>> PAGE_SHIFT
;
4632 r
= kvm_clear_guest_page(kvm
, fn
, 0, PAGE_SIZE
);
4635 data
= TSS_BASE_SIZE
+ TSS_REDIRECTION_SIZE
;
4636 r
= kvm_write_guest_page(kvm
, fn
++, &data
,
4637 TSS_IOPB_BASE_OFFSET
, sizeof(u16
));
4640 r
= kvm_clear_guest_page(kvm
, fn
++, 0, PAGE_SIZE
);
4643 r
= kvm_clear_guest_page(kvm
, fn
, 0, PAGE_SIZE
);
4647 r
= kvm_write_guest_page(kvm
, fn
, &data
,
4648 RMODE_TSS_SIZE
- 2 * PAGE_SIZE
- 1,
4651 srcu_read_unlock(&kvm
->srcu
, idx
);
4655 static int init_rmode_identity_map(struct kvm
*kvm
)
4658 kvm_pfn_t identity_map_pfn
;
4664 /* Protect kvm->arch.ept_identity_pagetable_done. */
4665 mutex_lock(&kvm
->slots_lock
);
4667 if (likely(kvm
->arch
.ept_identity_pagetable_done
))
4670 identity_map_pfn
= kvm
->arch
.ept_identity_map_addr
>> PAGE_SHIFT
;
4672 r
= alloc_identity_pagetable(kvm
);
4676 idx
= srcu_read_lock(&kvm
->srcu
);
4677 r
= kvm_clear_guest_page(kvm
, identity_map_pfn
, 0, PAGE_SIZE
);
4680 /* Set up identity-mapping pagetable for EPT in real mode */
4681 for (i
= 0; i
< PT32_ENT_PER_PAGE
; i
++) {
4682 tmp
= (i
<< 22) + (_PAGE_PRESENT
| _PAGE_RW
| _PAGE_USER
|
4683 _PAGE_ACCESSED
| _PAGE_DIRTY
| _PAGE_PSE
);
4684 r
= kvm_write_guest_page(kvm
, identity_map_pfn
,
4685 &tmp
, i
* sizeof(tmp
), sizeof(tmp
));
4689 kvm
->arch
.ept_identity_pagetable_done
= true;
4692 srcu_read_unlock(&kvm
->srcu
, idx
);
4695 mutex_unlock(&kvm
->slots_lock
);
4699 static void seg_setup(int seg
)
4701 const struct kvm_vmx_segment_field
*sf
= &kvm_vmx_segment_fields
[seg
];
4704 vmcs_write16(sf
->selector
, 0);
4705 vmcs_writel(sf
->base
, 0);
4706 vmcs_write32(sf
->limit
, 0xffff);
4708 if (seg
== VCPU_SREG_CS
)
4709 ar
|= 0x08; /* code segment */
4711 vmcs_write32(sf
->ar_bytes
, ar
);
4714 static int alloc_apic_access_page(struct kvm
*kvm
)
4719 mutex_lock(&kvm
->slots_lock
);
4720 if (kvm
->arch
.apic_access_page_done
)
4722 r
= __x86_set_memory_region(kvm
, APIC_ACCESS_PAGE_PRIVATE_MEMSLOT
,
4723 APIC_DEFAULT_PHYS_BASE
, PAGE_SIZE
);
4727 page
= gfn_to_page(kvm
, APIC_DEFAULT_PHYS_BASE
>> PAGE_SHIFT
);
4728 if (is_error_page(page
)) {
4734 * Do not pin the page in memory, so that memory hot-unplug
4735 * is able to migrate it.
4738 kvm
->arch
.apic_access_page_done
= true;
4740 mutex_unlock(&kvm
->slots_lock
);
4744 static int alloc_identity_pagetable(struct kvm
*kvm
)
4746 /* Called with kvm->slots_lock held. */
4750 BUG_ON(kvm
->arch
.ept_identity_pagetable_done
);
4752 r
= __x86_set_memory_region(kvm
, IDENTITY_PAGETABLE_PRIVATE_MEMSLOT
,
4753 kvm
->arch
.ept_identity_map_addr
, PAGE_SIZE
);
4758 static int allocate_vpid(void)
4764 spin_lock(&vmx_vpid_lock
);
4765 vpid
= find_first_zero_bit(vmx_vpid_bitmap
, VMX_NR_VPIDS
);
4766 if (vpid
< VMX_NR_VPIDS
)
4767 __set_bit(vpid
, vmx_vpid_bitmap
);
4770 spin_unlock(&vmx_vpid_lock
);
4774 static void free_vpid(int vpid
)
4776 if (!enable_vpid
|| vpid
== 0)
4778 spin_lock(&vmx_vpid_lock
);
4779 __clear_bit(vpid
, vmx_vpid_bitmap
);
4780 spin_unlock(&vmx_vpid_lock
);
4783 #define MSR_TYPE_R 1
4784 #define MSR_TYPE_W 2
4785 static void __vmx_disable_intercept_for_msr(unsigned long *msr_bitmap
,
4788 int f
= sizeof(unsigned long);
4790 if (!cpu_has_vmx_msr_bitmap())
4794 * See Intel PRM Vol. 3, 20.6.9 (MSR-Bitmap Address). Early manuals
4795 * have the write-low and read-high bitmap offsets the wrong way round.
4796 * We can control MSRs 0x00000000-0x00001fff and 0xc0000000-0xc0001fff.
4798 if (msr
<= 0x1fff) {
4799 if (type
& MSR_TYPE_R
)
4801 __clear_bit(msr
, msr_bitmap
+ 0x000 / f
);
4803 if (type
& MSR_TYPE_W
)
4805 __clear_bit(msr
, msr_bitmap
+ 0x800 / f
);
4807 } else if ((msr
>= 0xc0000000) && (msr
<= 0xc0001fff)) {
4809 if (type
& MSR_TYPE_R
)
4811 __clear_bit(msr
, msr_bitmap
+ 0x400 / f
);
4813 if (type
& MSR_TYPE_W
)
4815 __clear_bit(msr
, msr_bitmap
+ 0xc00 / f
);
4821 * If a msr is allowed by L0, we should check whether it is allowed by L1.
4822 * The corresponding bit will be cleared unless both of L0 and L1 allow it.
4824 static void nested_vmx_disable_intercept_for_msr(unsigned long *msr_bitmap_l1
,
4825 unsigned long *msr_bitmap_nested
,
4828 int f
= sizeof(unsigned long);
4830 if (!cpu_has_vmx_msr_bitmap()) {
4836 * See Intel PRM Vol. 3, 20.6.9 (MSR-Bitmap Address). Early manuals
4837 * have the write-low and read-high bitmap offsets the wrong way round.
4838 * We can control MSRs 0x00000000-0x00001fff and 0xc0000000-0xc0001fff.
4840 if (msr
<= 0x1fff) {
4841 if (type
& MSR_TYPE_R
&&
4842 !test_bit(msr
, msr_bitmap_l1
+ 0x000 / f
))
4844 __clear_bit(msr
, msr_bitmap_nested
+ 0x000 / f
);
4846 if (type
& MSR_TYPE_W
&&
4847 !test_bit(msr
, msr_bitmap_l1
+ 0x800 / f
))
4849 __clear_bit(msr
, msr_bitmap_nested
+ 0x800 / f
);
4851 } else if ((msr
>= 0xc0000000) && (msr
<= 0xc0001fff)) {
4853 if (type
& MSR_TYPE_R
&&
4854 !test_bit(msr
, msr_bitmap_l1
+ 0x400 / f
))
4856 __clear_bit(msr
, msr_bitmap_nested
+ 0x400 / f
);
4858 if (type
& MSR_TYPE_W
&&
4859 !test_bit(msr
, msr_bitmap_l1
+ 0xc00 / f
))
4861 __clear_bit(msr
, msr_bitmap_nested
+ 0xc00 / f
);
4866 static void vmx_disable_intercept_for_msr(u32 msr
, bool longmode_only
)
4869 __vmx_disable_intercept_for_msr(vmx_msr_bitmap_legacy
,
4870 msr
, MSR_TYPE_R
| MSR_TYPE_W
);
4871 __vmx_disable_intercept_for_msr(vmx_msr_bitmap_longmode
,
4872 msr
, MSR_TYPE_R
| MSR_TYPE_W
);
4875 static void vmx_disable_intercept_msr_x2apic(u32 msr
, int type
, bool apicv_active
)
4878 __vmx_disable_intercept_for_msr(vmx_msr_bitmap_legacy_x2apic_apicv
,
4880 __vmx_disable_intercept_for_msr(vmx_msr_bitmap_longmode_x2apic_apicv
,
4883 __vmx_disable_intercept_for_msr(vmx_msr_bitmap_legacy_x2apic
,
4885 __vmx_disable_intercept_for_msr(vmx_msr_bitmap_longmode_x2apic
,
4890 static bool vmx_get_enable_apicv(void)
4892 return enable_apicv
;
4895 static void vmx_complete_nested_posted_interrupt(struct kvm_vcpu
*vcpu
)
4897 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
4902 if (vmx
->nested
.pi_desc
&&
4903 vmx
->nested
.pi_pending
) {
4904 vmx
->nested
.pi_pending
= false;
4905 if (!pi_test_and_clear_on(vmx
->nested
.pi_desc
))
4908 max_irr
= find_last_bit(
4909 (unsigned long *)vmx
->nested
.pi_desc
->pir
, 256);
4914 vapic_page
= kmap(vmx
->nested
.virtual_apic_page
);
4915 __kvm_apic_update_irr(vmx
->nested
.pi_desc
->pir
, vapic_page
);
4916 kunmap(vmx
->nested
.virtual_apic_page
);
4918 status
= vmcs_read16(GUEST_INTR_STATUS
);
4919 if ((u8
)max_irr
> ((u8
)status
& 0xff)) {
4921 status
|= (u8
)max_irr
;
4922 vmcs_write16(GUEST_INTR_STATUS
, status
);
4927 static inline bool kvm_vcpu_trigger_posted_interrupt(struct kvm_vcpu
*vcpu
)
4930 if (vcpu
->mode
== IN_GUEST_MODE
) {
4931 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
4934 * Currently, we don't support urgent interrupt,
4935 * all interrupts are recognized as non-urgent
4936 * interrupt, so we cannot post interrupts when
4939 * If the vcpu is in guest mode, it means it is
4940 * running instead of being scheduled out and
4941 * waiting in the run queue, and that's the only
4942 * case when 'SN' is set currently, warning if
4945 WARN_ON_ONCE(pi_test_sn(&vmx
->pi_desc
));
4947 apic
->send_IPI_mask(get_cpu_mask(vcpu
->cpu
),
4948 POSTED_INTR_VECTOR
);
4955 static int vmx_deliver_nested_posted_interrupt(struct kvm_vcpu
*vcpu
,
4958 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
4960 if (is_guest_mode(vcpu
) &&
4961 vector
== vmx
->nested
.posted_intr_nv
) {
4962 /* the PIR and ON have been set by L1. */
4963 kvm_vcpu_trigger_posted_interrupt(vcpu
);
4965 * If a posted intr is not recognized by hardware,
4966 * we will accomplish it in the next vmentry.
4968 vmx
->nested
.pi_pending
= true;
4969 kvm_make_request(KVM_REQ_EVENT
, vcpu
);
4975 * Send interrupt to vcpu via posted interrupt way.
4976 * 1. If target vcpu is running(non-root mode), send posted interrupt
4977 * notification to vcpu and hardware will sync PIR to vIRR atomically.
4978 * 2. If target vcpu isn't running(root mode), kick it to pick up the
4979 * interrupt from PIR in next vmentry.
4981 static void vmx_deliver_posted_interrupt(struct kvm_vcpu
*vcpu
, int vector
)
4983 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
4986 r
= vmx_deliver_nested_posted_interrupt(vcpu
, vector
);
4990 if (pi_test_and_set_pir(vector
, &vmx
->pi_desc
))
4993 /* If a previous notification has sent the IPI, nothing to do. */
4994 if (pi_test_and_set_on(&vmx
->pi_desc
))
4997 if (!kvm_vcpu_trigger_posted_interrupt(vcpu
))
4998 kvm_vcpu_kick(vcpu
);
5002 * Set up the vmcs's constant host-state fields, i.e., host-state fields that
5003 * will not change in the lifetime of the guest.
5004 * Note that host-state that does change is set elsewhere. E.g., host-state
5005 * that is set differently for each CPU is set in vmx_vcpu_load(), not here.
5007 static void vmx_set_constant_host_state(struct vcpu_vmx
*vmx
)
5012 unsigned long cr0
, cr4
;
5015 WARN_ON(cr0
& X86_CR0_TS
);
5016 vmcs_writel(HOST_CR0
, cr0
); /* 22.2.3 */
5017 vmcs_writel(HOST_CR3
, read_cr3()); /* 22.2.3 FIXME: shadow tables */
5019 /* Save the most likely value for this task's CR4 in the VMCS. */
5020 cr4
= cr4_read_shadow();
5021 vmcs_writel(HOST_CR4
, cr4
); /* 22.2.3, 22.2.5 */
5022 vmx
->host_state
.vmcs_host_cr4
= cr4
;
5024 vmcs_write16(HOST_CS_SELECTOR
, __KERNEL_CS
); /* 22.2.4 */
5025 #ifdef CONFIG_X86_64
5027 * Load null selectors, so we can avoid reloading them in
5028 * __vmx_load_host_state(), in case userspace uses the null selectors
5029 * too (the expected case).
5031 vmcs_write16(HOST_DS_SELECTOR
, 0);
5032 vmcs_write16(HOST_ES_SELECTOR
, 0);
5034 vmcs_write16(HOST_DS_SELECTOR
, __KERNEL_DS
); /* 22.2.4 */
5035 vmcs_write16(HOST_ES_SELECTOR
, __KERNEL_DS
); /* 22.2.4 */
5037 vmcs_write16(HOST_SS_SELECTOR
, __KERNEL_DS
); /* 22.2.4 */
5038 vmcs_write16(HOST_TR_SELECTOR
, GDT_ENTRY_TSS
*8); /* 22.2.4 */
5040 native_store_idt(&dt
);
5041 vmcs_writel(HOST_IDTR_BASE
, dt
.address
); /* 22.2.4 */
5042 vmx
->host_idt_base
= dt
.address
;
5044 vmcs_writel(HOST_RIP
, vmx_return
); /* 22.2.5 */
5046 rdmsr(MSR_IA32_SYSENTER_CS
, low32
, high32
);
5047 vmcs_write32(HOST_IA32_SYSENTER_CS
, low32
);
5048 rdmsrl(MSR_IA32_SYSENTER_EIP
, tmpl
);
5049 vmcs_writel(HOST_IA32_SYSENTER_EIP
, tmpl
); /* 22.2.3 */
5051 if (vmcs_config
.vmexit_ctrl
& VM_EXIT_LOAD_IA32_PAT
) {
5052 rdmsr(MSR_IA32_CR_PAT
, low32
, high32
);
5053 vmcs_write64(HOST_IA32_PAT
, low32
| ((u64
) high32
<< 32));
5057 static void set_cr4_guest_host_mask(struct vcpu_vmx
*vmx
)
5059 vmx
->vcpu
.arch
.cr4_guest_owned_bits
= KVM_CR4_GUEST_OWNED_BITS
;
5061 vmx
->vcpu
.arch
.cr4_guest_owned_bits
|= X86_CR4_PGE
;
5062 if (is_guest_mode(&vmx
->vcpu
))
5063 vmx
->vcpu
.arch
.cr4_guest_owned_bits
&=
5064 ~get_vmcs12(&vmx
->vcpu
)->cr4_guest_host_mask
;
5065 vmcs_writel(CR4_GUEST_HOST_MASK
, ~vmx
->vcpu
.arch
.cr4_guest_owned_bits
);
5068 static u32
vmx_pin_based_exec_ctrl(struct vcpu_vmx
*vmx
)
5070 u32 pin_based_exec_ctrl
= vmcs_config
.pin_based_exec_ctrl
;
5072 if (!kvm_vcpu_apicv_active(&vmx
->vcpu
))
5073 pin_based_exec_ctrl
&= ~PIN_BASED_POSTED_INTR
;
5074 /* Enable the preemption timer dynamically */
5075 pin_based_exec_ctrl
&= ~PIN_BASED_VMX_PREEMPTION_TIMER
;
5076 return pin_based_exec_ctrl
;
5079 static void vmx_refresh_apicv_exec_ctrl(struct kvm_vcpu
*vcpu
)
5081 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
5083 vmcs_write32(PIN_BASED_VM_EXEC_CONTROL
, vmx_pin_based_exec_ctrl(vmx
));
5084 if (cpu_has_secondary_exec_ctrls()) {
5085 if (kvm_vcpu_apicv_active(vcpu
))
5086 vmcs_set_bits(SECONDARY_VM_EXEC_CONTROL
,
5087 SECONDARY_EXEC_APIC_REGISTER_VIRT
|
5088 SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY
);
5090 vmcs_clear_bits(SECONDARY_VM_EXEC_CONTROL
,
5091 SECONDARY_EXEC_APIC_REGISTER_VIRT
|
5092 SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY
);
5095 if (cpu_has_vmx_msr_bitmap())
5096 vmx_set_msr_bitmap(vcpu
);
5099 static u32
vmx_exec_control(struct vcpu_vmx
*vmx
)
5101 u32 exec_control
= vmcs_config
.cpu_based_exec_ctrl
;
5103 if (vmx
->vcpu
.arch
.switch_db_regs
& KVM_DEBUGREG_WONT_EXIT
)
5104 exec_control
&= ~CPU_BASED_MOV_DR_EXITING
;
5106 if (!cpu_need_tpr_shadow(&vmx
->vcpu
)) {
5107 exec_control
&= ~CPU_BASED_TPR_SHADOW
;
5108 #ifdef CONFIG_X86_64
5109 exec_control
|= CPU_BASED_CR8_STORE_EXITING
|
5110 CPU_BASED_CR8_LOAD_EXITING
;
5114 exec_control
|= CPU_BASED_CR3_STORE_EXITING
|
5115 CPU_BASED_CR3_LOAD_EXITING
|
5116 CPU_BASED_INVLPG_EXITING
;
5117 return exec_control
;
5120 static u32
vmx_secondary_exec_control(struct vcpu_vmx
*vmx
)
5122 u32 exec_control
= vmcs_config
.cpu_based_2nd_exec_ctrl
;
5123 if (!cpu_need_virtualize_apic_accesses(&vmx
->vcpu
))
5124 exec_control
&= ~SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES
;
5126 exec_control
&= ~SECONDARY_EXEC_ENABLE_VPID
;
5128 exec_control
&= ~SECONDARY_EXEC_ENABLE_EPT
;
5129 enable_unrestricted_guest
= 0;
5130 /* Enable INVPCID for non-ept guests may cause performance regression. */
5131 exec_control
&= ~SECONDARY_EXEC_ENABLE_INVPCID
;
5133 if (!enable_unrestricted_guest
)
5134 exec_control
&= ~SECONDARY_EXEC_UNRESTRICTED_GUEST
;
5136 exec_control
&= ~SECONDARY_EXEC_PAUSE_LOOP_EXITING
;
5137 if (!kvm_vcpu_apicv_active(&vmx
->vcpu
))
5138 exec_control
&= ~(SECONDARY_EXEC_APIC_REGISTER_VIRT
|
5139 SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY
);
5140 exec_control
&= ~SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE
;
5141 /* SECONDARY_EXEC_SHADOW_VMCS is enabled when L1 executes VMPTRLD
5143 We can NOT enable shadow_vmcs here because we don't have yet
5146 exec_control
&= ~SECONDARY_EXEC_SHADOW_VMCS
;
5149 exec_control
&= ~SECONDARY_EXEC_ENABLE_PML
;
5151 return exec_control
;
5154 static void ept_set_mmio_spte_mask(void)
5157 * EPT Misconfigurations can be generated if the value of bits 2:0
5158 * of an EPT paging-structure entry is 110b (write/execute).
5160 kvm_mmu_set_mmio_spte_mask(VMX_EPT_MISCONFIG_WX_VALUE
);
5163 #define VMX_XSS_EXIT_BITMAP 0
5165 * Sets up the vmcs for emulated real mode.
5167 static int vmx_vcpu_setup(struct vcpu_vmx
*vmx
)
5169 #ifdef CONFIG_X86_64
5175 vmcs_write64(IO_BITMAP_A
, __pa(vmx_io_bitmap_a
));
5176 vmcs_write64(IO_BITMAP_B
, __pa(vmx_io_bitmap_b
));
5178 if (enable_shadow_vmcs
) {
5179 vmcs_write64(VMREAD_BITMAP
, __pa(vmx_vmread_bitmap
));
5180 vmcs_write64(VMWRITE_BITMAP
, __pa(vmx_vmwrite_bitmap
));
5182 if (cpu_has_vmx_msr_bitmap())
5183 vmcs_write64(MSR_BITMAP
, __pa(vmx_msr_bitmap_legacy
));
5185 vmcs_write64(VMCS_LINK_POINTER
, -1ull); /* 22.3.1.5 */
5188 vmcs_write32(PIN_BASED_VM_EXEC_CONTROL
, vmx_pin_based_exec_ctrl(vmx
));
5189 vmx
->hv_deadline_tsc
= -1;
5191 vmcs_write32(CPU_BASED_VM_EXEC_CONTROL
, vmx_exec_control(vmx
));
5193 if (cpu_has_secondary_exec_ctrls()) {
5194 vmcs_write32(SECONDARY_VM_EXEC_CONTROL
,
5195 vmx_secondary_exec_control(vmx
));
5198 if (kvm_vcpu_apicv_active(&vmx
->vcpu
)) {
5199 vmcs_write64(EOI_EXIT_BITMAP0
, 0);
5200 vmcs_write64(EOI_EXIT_BITMAP1
, 0);
5201 vmcs_write64(EOI_EXIT_BITMAP2
, 0);
5202 vmcs_write64(EOI_EXIT_BITMAP3
, 0);
5204 vmcs_write16(GUEST_INTR_STATUS
, 0);
5206 vmcs_write16(POSTED_INTR_NV
, POSTED_INTR_VECTOR
);
5207 vmcs_write64(POSTED_INTR_DESC_ADDR
, __pa((&vmx
->pi_desc
)));
5211 vmcs_write32(PLE_GAP
, ple_gap
);
5212 vmx
->ple_window
= ple_window
;
5213 vmx
->ple_window_dirty
= true;
5216 vmcs_write32(PAGE_FAULT_ERROR_CODE_MASK
, 0);
5217 vmcs_write32(PAGE_FAULT_ERROR_CODE_MATCH
, 0);
5218 vmcs_write32(CR3_TARGET_COUNT
, 0); /* 22.2.1 */
5220 vmcs_write16(HOST_FS_SELECTOR
, 0); /* 22.2.4 */
5221 vmcs_write16(HOST_GS_SELECTOR
, 0); /* 22.2.4 */
5222 vmx_set_constant_host_state(vmx
);
5223 #ifdef CONFIG_X86_64
5224 rdmsrl(MSR_FS_BASE
, a
);
5225 vmcs_writel(HOST_FS_BASE
, a
); /* 22.2.4 */
5226 rdmsrl(MSR_GS_BASE
, a
);
5227 vmcs_writel(HOST_GS_BASE
, a
); /* 22.2.4 */
5229 vmcs_writel(HOST_FS_BASE
, 0); /* 22.2.4 */
5230 vmcs_writel(HOST_GS_BASE
, 0); /* 22.2.4 */
5233 vmcs_write32(VM_EXIT_MSR_STORE_COUNT
, 0);
5234 vmcs_write32(VM_EXIT_MSR_LOAD_COUNT
, 0);
5235 vmcs_write64(VM_EXIT_MSR_LOAD_ADDR
, __pa(vmx
->msr_autoload
.host
));
5236 vmcs_write32(VM_ENTRY_MSR_LOAD_COUNT
, 0);
5237 vmcs_write64(VM_ENTRY_MSR_LOAD_ADDR
, __pa(vmx
->msr_autoload
.guest
));
5239 if (vmcs_config
.vmentry_ctrl
& VM_ENTRY_LOAD_IA32_PAT
)
5240 vmcs_write64(GUEST_IA32_PAT
, vmx
->vcpu
.arch
.pat
);
5242 for (i
= 0; i
< ARRAY_SIZE(vmx_msr_index
); ++i
) {
5243 u32 index
= vmx_msr_index
[i
];
5244 u32 data_low
, data_high
;
5247 if (rdmsr_safe(index
, &data_low
, &data_high
) < 0)
5249 if (wrmsr_safe(index
, data_low
, data_high
) < 0)
5251 vmx
->guest_msrs
[j
].index
= i
;
5252 vmx
->guest_msrs
[j
].data
= 0;
5253 vmx
->guest_msrs
[j
].mask
= -1ull;
5258 vm_exit_controls_init(vmx
, vmcs_config
.vmexit_ctrl
);
5260 /* 22.2.1, 20.8.1 */
5261 vm_entry_controls_init(vmx
, vmcs_config
.vmentry_ctrl
);
5263 vmx
->vcpu
.arch
.cr0_guest_owned_bits
= X86_CR0_TS
;
5264 vmcs_writel(CR0_GUEST_HOST_MASK
, ~X86_CR0_TS
);
5266 set_cr4_guest_host_mask(vmx
);
5268 if (vmx_xsaves_supported())
5269 vmcs_write64(XSS_EXIT_BITMAP
, VMX_XSS_EXIT_BITMAP
);
5272 ASSERT(vmx
->pml_pg
);
5273 vmcs_write64(PML_ADDRESS
, page_to_phys(vmx
->pml_pg
));
5274 vmcs_write16(GUEST_PML_INDEX
, PML_ENTITY_NUM
- 1);
5280 static void vmx_vcpu_reset(struct kvm_vcpu
*vcpu
, bool init_event
)
5282 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
5283 struct msr_data apic_base_msr
;
5286 vmx
->rmode
.vm86_active
= 0;
5288 vmx
->soft_vnmi_blocked
= 0;
5290 vmx
->vcpu
.arch
.regs
[VCPU_REGS_RDX
] = get_rdx_init_val();
5291 kvm_set_cr8(vcpu
, 0);
5294 apic_base_msr
.data
= APIC_DEFAULT_PHYS_BASE
|
5295 MSR_IA32_APICBASE_ENABLE
;
5296 if (kvm_vcpu_is_reset_bsp(vcpu
))
5297 apic_base_msr
.data
|= MSR_IA32_APICBASE_BSP
;
5298 apic_base_msr
.host_initiated
= true;
5299 kvm_set_apic_base(vcpu
, &apic_base_msr
);
5302 vmx_segment_cache_clear(vmx
);
5304 seg_setup(VCPU_SREG_CS
);
5305 vmcs_write16(GUEST_CS_SELECTOR
, 0xf000);
5306 vmcs_writel(GUEST_CS_BASE
, 0xffff0000ul
);
5308 seg_setup(VCPU_SREG_DS
);
5309 seg_setup(VCPU_SREG_ES
);
5310 seg_setup(VCPU_SREG_FS
);
5311 seg_setup(VCPU_SREG_GS
);
5312 seg_setup(VCPU_SREG_SS
);
5314 vmcs_write16(GUEST_TR_SELECTOR
, 0);
5315 vmcs_writel(GUEST_TR_BASE
, 0);
5316 vmcs_write32(GUEST_TR_LIMIT
, 0xffff);
5317 vmcs_write32(GUEST_TR_AR_BYTES
, 0x008b);
5319 vmcs_write16(GUEST_LDTR_SELECTOR
, 0);
5320 vmcs_writel(GUEST_LDTR_BASE
, 0);
5321 vmcs_write32(GUEST_LDTR_LIMIT
, 0xffff);
5322 vmcs_write32(GUEST_LDTR_AR_BYTES
, 0x00082);
5325 vmcs_write32(GUEST_SYSENTER_CS
, 0);
5326 vmcs_writel(GUEST_SYSENTER_ESP
, 0);
5327 vmcs_writel(GUEST_SYSENTER_EIP
, 0);
5328 vmcs_write64(GUEST_IA32_DEBUGCTL
, 0);
5331 vmcs_writel(GUEST_RFLAGS
, 0x02);
5332 kvm_rip_write(vcpu
, 0xfff0);
5334 vmcs_writel(GUEST_GDTR_BASE
, 0);
5335 vmcs_write32(GUEST_GDTR_LIMIT
, 0xffff);
5337 vmcs_writel(GUEST_IDTR_BASE
, 0);
5338 vmcs_write32(GUEST_IDTR_LIMIT
, 0xffff);
5340 vmcs_write32(GUEST_ACTIVITY_STATE
, GUEST_ACTIVITY_ACTIVE
);
5341 vmcs_write32(GUEST_INTERRUPTIBILITY_INFO
, 0);
5342 vmcs_writel(GUEST_PENDING_DBG_EXCEPTIONS
, 0);
5346 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD
, 0); /* 22.2.1 */
5348 if (cpu_has_vmx_tpr_shadow() && !init_event
) {
5349 vmcs_write64(VIRTUAL_APIC_PAGE_ADDR
, 0);
5350 if (cpu_need_tpr_shadow(vcpu
))
5351 vmcs_write64(VIRTUAL_APIC_PAGE_ADDR
,
5352 __pa(vcpu
->arch
.apic
->regs
));
5353 vmcs_write32(TPR_THRESHOLD
, 0);
5356 kvm_make_request(KVM_REQ_APIC_PAGE_RELOAD
, vcpu
);
5358 if (kvm_vcpu_apicv_active(vcpu
))
5359 memset(&vmx
->pi_desc
, 0, sizeof(struct pi_desc
));
5362 vmcs_write16(VIRTUAL_PROCESSOR_ID
, vmx
->vpid
);
5364 cr0
= X86_CR0_NW
| X86_CR0_CD
| X86_CR0_ET
;
5365 vmx
->vcpu
.arch
.cr0
= cr0
;
5366 vmx_set_cr0(vcpu
, cr0
); /* enter rmode */
5367 vmx_set_cr4(vcpu
, 0);
5368 vmx_set_efer(vcpu
, 0);
5370 update_exception_bitmap(vcpu
);
5372 vpid_sync_context(vmx
->vpid
);
5376 * In nested virtualization, check if L1 asked to exit on external interrupts.
5377 * For most existing hypervisors, this will always return true.
5379 static bool nested_exit_on_intr(struct kvm_vcpu
*vcpu
)
5381 return get_vmcs12(vcpu
)->pin_based_vm_exec_control
&
5382 PIN_BASED_EXT_INTR_MASK
;
5386 * In nested virtualization, check if L1 has set
5387 * VM_EXIT_ACK_INTR_ON_EXIT
5389 static bool nested_exit_intr_ack_set(struct kvm_vcpu
*vcpu
)
5391 return get_vmcs12(vcpu
)->vm_exit_controls
&
5392 VM_EXIT_ACK_INTR_ON_EXIT
;
5395 static bool nested_exit_on_nmi(struct kvm_vcpu
*vcpu
)
5397 return get_vmcs12(vcpu
)->pin_based_vm_exec_control
&
5398 PIN_BASED_NMI_EXITING
;
5401 static void enable_irq_window(struct kvm_vcpu
*vcpu
)
5403 vmcs_set_bits(CPU_BASED_VM_EXEC_CONTROL
,
5404 CPU_BASED_VIRTUAL_INTR_PENDING
);
5407 static void enable_nmi_window(struct kvm_vcpu
*vcpu
)
5409 if (!cpu_has_virtual_nmis() ||
5410 vmcs_read32(GUEST_INTERRUPTIBILITY_INFO
) & GUEST_INTR_STATE_STI
) {
5411 enable_irq_window(vcpu
);
5415 vmcs_set_bits(CPU_BASED_VM_EXEC_CONTROL
,
5416 CPU_BASED_VIRTUAL_NMI_PENDING
);
5419 static void vmx_inject_irq(struct kvm_vcpu
*vcpu
)
5421 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
5423 int irq
= vcpu
->arch
.interrupt
.nr
;
5425 trace_kvm_inj_virq(irq
);
5427 ++vcpu
->stat
.irq_injections
;
5428 if (vmx
->rmode
.vm86_active
) {
5430 if (vcpu
->arch
.interrupt
.soft
)
5431 inc_eip
= vcpu
->arch
.event_exit_inst_len
;
5432 if (kvm_inject_realmode_interrupt(vcpu
, irq
, inc_eip
) != EMULATE_DONE
)
5433 kvm_make_request(KVM_REQ_TRIPLE_FAULT
, vcpu
);
5436 intr
= irq
| INTR_INFO_VALID_MASK
;
5437 if (vcpu
->arch
.interrupt
.soft
) {
5438 intr
|= INTR_TYPE_SOFT_INTR
;
5439 vmcs_write32(VM_ENTRY_INSTRUCTION_LEN
,
5440 vmx
->vcpu
.arch
.event_exit_inst_len
);
5442 intr
|= INTR_TYPE_EXT_INTR
;
5443 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD
, intr
);
5446 static void vmx_inject_nmi(struct kvm_vcpu
*vcpu
)
5448 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
5450 if (!is_guest_mode(vcpu
)) {
5451 if (!cpu_has_virtual_nmis()) {
5453 * Tracking the NMI-blocked state in software is built upon
5454 * finding the next open IRQ window. This, in turn, depends on
5455 * well-behaving guests: They have to keep IRQs disabled at
5456 * least as long as the NMI handler runs. Otherwise we may
5457 * cause NMI nesting, maybe breaking the guest. But as this is
5458 * highly unlikely, we can live with the residual risk.
5460 vmx
->soft_vnmi_blocked
= 1;
5461 vmx
->vnmi_blocked_time
= 0;
5464 ++vcpu
->stat
.nmi_injections
;
5465 vmx
->nmi_known_unmasked
= false;
5468 if (vmx
->rmode
.vm86_active
) {
5469 if (kvm_inject_realmode_interrupt(vcpu
, NMI_VECTOR
, 0) != EMULATE_DONE
)
5470 kvm_make_request(KVM_REQ_TRIPLE_FAULT
, vcpu
);
5474 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD
,
5475 INTR_TYPE_NMI_INTR
| INTR_INFO_VALID_MASK
| NMI_VECTOR
);
5478 static bool vmx_get_nmi_mask(struct kvm_vcpu
*vcpu
)
5480 if (!cpu_has_virtual_nmis())
5481 return to_vmx(vcpu
)->soft_vnmi_blocked
;
5482 if (to_vmx(vcpu
)->nmi_known_unmasked
)
5484 return vmcs_read32(GUEST_INTERRUPTIBILITY_INFO
) & GUEST_INTR_STATE_NMI
;
5487 static void vmx_set_nmi_mask(struct kvm_vcpu
*vcpu
, bool masked
)
5489 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
5491 if (!cpu_has_virtual_nmis()) {
5492 if (vmx
->soft_vnmi_blocked
!= masked
) {
5493 vmx
->soft_vnmi_blocked
= masked
;
5494 vmx
->vnmi_blocked_time
= 0;
5497 vmx
->nmi_known_unmasked
= !masked
;
5499 vmcs_set_bits(GUEST_INTERRUPTIBILITY_INFO
,
5500 GUEST_INTR_STATE_NMI
);
5502 vmcs_clear_bits(GUEST_INTERRUPTIBILITY_INFO
,
5503 GUEST_INTR_STATE_NMI
);
5507 static int vmx_nmi_allowed(struct kvm_vcpu
*vcpu
)
5509 if (to_vmx(vcpu
)->nested
.nested_run_pending
)
5512 if (!cpu_has_virtual_nmis() && to_vmx(vcpu
)->soft_vnmi_blocked
)
5515 return !(vmcs_read32(GUEST_INTERRUPTIBILITY_INFO
) &
5516 (GUEST_INTR_STATE_MOV_SS
| GUEST_INTR_STATE_STI
5517 | GUEST_INTR_STATE_NMI
));
5520 static int vmx_interrupt_allowed(struct kvm_vcpu
*vcpu
)
5522 return (!to_vmx(vcpu
)->nested
.nested_run_pending
&&
5523 vmcs_readl(GUEST_RFLAGS
) & X86_EFLAGS_IF
) &&
5524 !(vmcs_read32(GUEST_INTERRUPTIBILITY_INFO
) &
5525 (GUEST_INTR_STATE_STI
| GUEST_INTR_STATE_MOV_SS
));
5528 static int vmx_set_tss_addr(struct kvm
*kvm
, unsigned int addr
)
5532 ret
= x86_set_memory_region(kvm
, TSS_PRIVATE_MEMSLOT
, addr
,
5536 kvm
->arch
.tss_addr
= addr
;
5537 return init_rmode_tss(kvm
);
5540 static bool rmode_exception(struct kvm_vcpu
*vcpu
, int vec
)
5545 * Update instruction length as we may reinject the exception
5546 * from user space while in guest debugging mode.
5548 to_vmx(vcpu
)->vcpu
.arch
.event_exit_inst_len
=
5549 vmcs_read32(VM_EXIT_INSTRUCTION_LEN
);
5550 if (vcpu
->guest_debug
& KVM_GUESTDBG_USE_SW_BP
)
5554 if (vcpu
->guest_debug
&
5555 (KVM_GUESTDBG_SINGLESTEP
| KVM_GUESTDBG_USE_HW_BP
))
5572 static int handle_rmode_exception(struct kvm_vcpu
*vcpu
,
5573 int vec
, u32 err_code
)
5576 * Instruction with address size override prefix opcode 0x67
5577 * Cause the #SS fault with 0 error code in VM86 mode.
5579 if (((vec
== GP_VECTOR
) || (vec
== SS_VECTOR
)) && err_code
== 0) {
5580 if (emulate_instruction(vcpu
, 0) == EMULATE_DONE
) {
5581 if (vcpu
->arch
.halt_request
) {
5582 vcpu
->arch
.halt_request
= 0;
5583 return kvm_vcpu_halt(vcpu
);
5591 * Forward all other exceptions that are valid in real mode.
5592 * FIXME: Breaks guest debugging in real mode, needs to be fixed with
5593 * the required debugging infrastructure rework.
5595 kvm_queue_exception(vcpu
, vec
);
5600 * Trigger machine check on the host. We assume all the MSRs are already set up
5601 * by the CPU and that we still run on the same CPU as the MCE occurred on.
5602 * We pass a fake environment to the machine check handler because we want
5603 * the guest to be always treated like user space, no matter what context
5604 * it used internally.
5606 static void kvm_machine_check(void)
5608 #if defined(CONFIG_X86_MCE) && defined(CONFIG_X86_64)
5609 struct pt_regs regs
= {
5610 .cs
= 3, /* Fake ring 3 no matter what the guest ran on */
5611 .flags
= X86_EFLAGS_IF
,
5614 do_machine_check(®s
, 0);
5618 static int handle_machine_check(struct kvm_vcpu
*vcpu
)
5620 /* already handled by vcpu_run */
5624 static int handle_exception(struct kvm_vcpu
*vcpu
)
5626 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
5627 struct kvm_run
*kvm_run
= vcpu
->run
;
5628 u32 intr_info
, ex_no
, error_code
;
5629 unsigned long cr2
, rip
, dr6
;
5631 enum emulation_result er
;
5633 vect_info
= vmx
->idt_vectoring_info
;
5634 intr_info
= vmx
->exit_intr_info
;
5636 if (is_machine_check(intr_info
))
5637 return handle_machine_check(vcpu
);
5639 if (is_nmi(intr_info
))
5640 return 1; /* already handled by vmx_vcpu_run() */
5642 if (is_invalid_opcode(intr_info
)) {
5643 if (is_guest_mode(vcpu
)) {
5644 kvm_queue_exception(vcpu
, UD_VECTOR
);
5647 er
= emulate_instruction(vcpu
, EMULTYPE_TRAP_UD
);
5648 if (er
!= EMULATE_DONE
)
5649 kvm_queue_exception(vcpu
, UD_VECTOR
);
5654 if (intr_info
& INTR_INFO_DELIVER_CODE_MASK
)
5655 error_code
= vmcs_read32(VM_EXIT_INTR_ERROR_CODE
);
5658 * The #PF with PFEC.RSVD = 1 indicates the guest is accessing
5659 * MMIO, it is better to report an internal error.
5660 * See the comments in vmx_handle_exit.
5662 if ((vect_info
& VECTORING_INFO_VALID_MASK
) &&
5663 !(is_page_fault(intr_info
) && !(error_code
& PFERR_RSVD_MASK
))) {
5664 vcpu
->run
->exit_reason
= KVM_EXIT_INTERNAL_ERROR
;
5665 vcpu
->run
->internal
.suberror
= KVM_INTERNAL_ERROR_SIMUL_EX
;
5666 vcpu
->run
->internal
.ndata
= 3;
5667 vcpu
->run
->internal
.data
[0] = vect_info
;
5668 vcpu
->run
->internal
.data
[1] = intr_info
;
5669 vcpu
->run
->internal
.data
[2] = error_code
;
5673 if (is_page_fault(intr_info
)) {
5674 /* EPT won't cause page fault directly */
5676 cr2
= vmcs_readl(EXIT_QUALIFICATION
);
5677 trace_kvm_page_fault(cr2
, error_code
);
5679 if (kvm_event_needs_reinjection(vcpu
))
5680 kvm_mmu_unprotect_page_virt(vcpu
, cr2
);
5681 return kvm_mmu_page_fault(vcpu
, cr2
, error_code
, NULL
, 0);
5684 ex_no
= intr_info
& INTR_INFO_VECTOR_MASK
;
5686 if (vmx
->rmode
.vm86_active
&& rmode_exception(vcpu
, ex_no
))
5687 return handle_rmode_exception(vcpu
, ex_no
, error_code
);
5691 kvm_queue_exception_e(vcpu
, AC_VECTOR
, error_code
);
5694 dr6
= vmcs_readl(EXIT_QUALIFICATION
);
5695 if (!(vcpu
->guest_debug
&
5696 (KVM_GUESTDBG_SINGLESTEP
| KVM_GUESTDBG_USE_HW_BP
))) {
5697 vcpu
->arch
.dr6
&= ~15;
5698 vcpu
->arch
.dr6
|= dr6
| DR6_RTM
;
5699 if (!(dr6
& ~DR6_RESERVED
)) /* icebp */
5700 skip_emulated_instruction(vcpu
);
5702 kvm_queue_exception(vcpu
, DB_VECTOR
);
5705 kvm_run
->debug
.arch
.dr6
= dr6
| DR6_FIXED_1
;
5706 kvm_run
->debug
.arch
.dr7
= vmcs_readl(GUEST_DR7
);
5710 * Update instruction length as we may reinject #BP from
5711 * user space while in guest debugging mode. Reading it for
5712 * #DB as well causes no harm, it is not used in that case.
5714 vmx
->vcpu
.arch
.event_exit_inst_len
=
5715 vmcs_read32(VM_EXIT_INSTRUCTION_LEN
);
5716 kvm_run
->exit_reason
= KVM_EXIT_DEBUG
;
5717 rip
= kvm_rip_read(vcpu
);
5718 kvm_run
->debug
.arch
.pc
= vmcs_readl(GUEST_CS_BASE
) + rip
;
5719 kvm_run
->debug
.arch
.exception
= ex_no
;
5722 kvm_run
->exit_reason
= KVM_EXIT_EXCEPTION
;
5723 kvm_run
->ex
.exception
= ex_no
;
5724 kvm_run
->ex
.error_code
= error_code
;
5730 static int handle_external_interrupt(struct kvm_vcpu
*vcpu
)
5732 ++vcpu
->stat
.irq_exits
;
5736 static int handle_triple_fault(struct kvm_vcpu
*vcpu
)
5738 vcpu
->run
->exit_reason
= KVM_EXIT_SHUTDOWN
;
5742 static int handle_io(struct kvm_vcpu
*vcpu
)
5744 unsigned long exit_qualification
;
5745 int size
, in
, string
, ret
;
5748 exit_qualification
= vmcs_readl(EXIT_QUALIFICATION
);
5749 string
= (exit_qualification
& 16) != 0;
5750 in
= (exit_qualification
& 8) != 0;
5752 ++vcpu
->stat
.io_exits
;
5755 return emulate_instruction(vcpu
, 0) == EMULATE_DONE
;
5757 port
= exit_qualification
>> 16;
5758 size
= (exit_qualification
& 7) + 1;
5760 ret
= kvm_skip_emulated_instruction(vcpu
);
5763 * TODO: we might be squashing a KVM_GUESTDBG_SINGLESTEP-triggered
5764 * KVM_EXIT_DEBUG here.
5766 return kvm_fast_pio_out(vcpu
, size
, port
) && ret
;
5770 vmx_patch_hypercall(struct kvm_vcpu
*vcpu
, unsigned char *hypercall
)
5773 * Patch in the VMCALL instruction:
5775 hypercall
[0] = 0x0f;
5776 hypercall
[1] = 0x01;
5777 hypercall
[2] = 0xc1;
5780 /* called to set cr0 as appropriate for a mov-to-cr0 exit. */
5781 static int handle_set_cr0(struct kvm_vcpu
*vcpu
, unsigned long val
)
5783 if (is_guest_mode(vcpu
)) {
5784 struct vmcs12
*vmcs12
= get_vmcs12(vcpu
);
5785 unsigned long orig_val
= val
;
5788 * We get here when L2 changed cr0 in a way that did not change
5789 * any of L1's shadowed bits (see nested_vmx_exit_handled_cr),
5790 * but did change L0 shadowed bits. So we first calculate the
5791 * effective cr0 value that L1 would like to write into the
5792 * hardware. It consists of the L2-owned bits from the new
5793 * value combined with the L1-owned bits from L1's guest_cr0.
5795 val
= (val
& ~vmcs12
->cr0_guest_host_mask
) |
5796 (vmcs12
->guest_cr0
& vmcs12
->cr0_guest_host_mask
);
5798 if (!nested_guest_cr0_valid(vcpu
, val
))
5801 if (kvm_set_cr0(vcpu
, val
))
5803 vmcs_writel(CR0_READ_SHADOW
, orig_val
);
5806 if (to_vmx(vcpu
)->nested
.vmxon
&&
5807 !nested_host_cr0_valid(vcpu
, val
))
5810 return kvm_set_cr0(vcpu
, val
);
5814 static int handle_set_cr4(struct kvm_vcpu
*vcpu
, unsigned long val
)
5816 if (is_guest_mode(vcpu
)) {
5817 struct vmcs12
*vmcs12
= get_vmcs12(vcpu
);
5818 unsigned long orig_val
= val
;
5820 /* analogously to handle_set_cr0 */
5821 val
= (val
& ~vmcs12
->cr4_guest_host_mask
) |
5822 (vmcs12
->guest_cr4
& vmcs12
->cr4_guest_host_mask
);
5823 if (kvm_set_cr4(vcpu
, val
))
5825 vmcs_writel(CR4_READ_SHADOW
, orig_val
);
5828 return kvm_set_cr4(vcpu
, val
);
5831 static int handle_cr(struct kvm_vcpu
*vcpu
)
5833 unsigned long exit_qualification
, val
;
5839 exit_qualification
= vmcs_readl(EXIT_QUALIFICATION
);
5840 cr
= exit_qualification
& 15;
5841 reg
= (exit_qualification
>> 8) & 15;
5842 switch ((exit_qualification
>> 4) & 3) {
5843 case 0: /* mov to cr */
5844 val
= kvm_register_readl(vcpu
, reg
);
5845 trace_kvm_cr_write(cr
, val
);
5848 err
= handle_set_cr0(vcpu
, val
);
5849 return kvm_complete_insn_gp(vcpu
, err
);
5851 err
= kvm_set_cr3(vcpu
, val
);
5852 return kvm_complete_insn_gp(vcpu
, err
);
5854 err
= handle_set_cr4(vcpu
, val
);
5855 return kvm_complete_insn_gp(vcpu
, err
);
5857 u8 cr8_prev
= kvm_get_cr8(vcpu
);
5859 err
= kvm_set_cr8(vcpu
, cr8
);
5860 ret
= kvm_complete_insn_gp(vcpu
, err
);
5861 if (lapic_in_kernel(vcpu
))
5863 if (cr8_prev
<= cr8
)
5866 * TODO: we might be squashing a
5867 * KVM_GUESTDBG_SINGLESTEP-triggered
5868 * KVM_EXIT_DEBUG here.
5870 vcpu
->run
->exit_reason
= KVM_EXIT_SET_TPR
;
5876 WARN_ONCE(1, "Guest should always own CR0.TS");
5877 vmx_set_cr0(vcpu
, kvm_read_cr0_bits(vcpu
, ~X86_CR0_TS
));
5878 trace_kvm_cr_write(0, kvm_read_cr0(vcpu
));
5879 return kvm_skip_emulated_instruction(vcpu
);
5880 case 1: /*mov from cr*/
5883 val
= kvm_read_cr3(vcpu
);
5884 kvm_register_write(vcpu
, reg
, val
);
5885 trace_kvm_cr_read(cr
, val
);
5886 return kvm_skip_emulated_instruction(vcpu
);
5888 val
= kvm_get_cr8(vcpu
);
5889 kvm_register_write(vcpu
, reg
, val
);
5890 trace_kvm_cr_read(cr
, val
);
5891 return kvm_skip_emulated_instruction(vcpu
);
5895 val
= (exit_qualification
>> LMSW_SOURCE_DATA_SHIFT
) & 0x0f;
5896 trace_kvm_cr_write(0, (kvm_read_cr0(vcpu
) & ~0xful
) | val
);
5897 kvm_lmsw(vcpu
, val
);
5899 return kvm_skip_emulated_instruction(vcpu
);
5903 vcpu
->run
->exit_reason
= 0;
5904 vcpu_unimpl(vcpu
, "unhandled control register: op %d cr %d\n",
5905 (int)(exit_qualification
>> 4) & 3, cr
);
5909 static int handle_dr(struct kvm_vcpu
*vcpu
)
5911 unsigned long exit_qualification
;
5914 exit_qualification
= vmcs_readl(EXIT_QUALIFICATION
);
5915 dr
= exit_qualification
& DEBUG_REG_ACCESS_NUM
;
5917 /* First, if DR does not exist, trigger UD */
5918 if (!kvm_require_dr(vcpu
, dr
))
5921 /* Do not handle if the CPL > 0, will trigger GP on re-entry */
5922 if (!kvm_require_cpl(vcpu
, 0))
5924 dr7
= vmcs_readl(GUEST_DR7
);
5927 * As the vm-exit takes precedence over the debug trap, we
5928 * need to emulate the latter, either for the host or the
5929 * guest debugging itself.
5931 if (vcpu
->guest_debug
& KVM_GUESTDBG_USE_HW_BP
) {
5932 vcpu
->run
->debug
.arch
.dr6
= vcpu
->arch
.dr6
;
5933 vcpu
->run
->debug
.arch
.dr7
= dr7
;
5934 vcpu
->run
->debug
.arch
.pc
= kvm_get_linear_rip(vcpu
);
5935 vcpu
->run
->debug
.arch
.exception
= DB_VECTOR
;
5936 vcpu
->run
->exit_reason
= KVM_EXIT_DEBUG
;
5939 vcpu
->arch
.dr6
&= ~15;
5940 vcpu
->arch
.dr6
|= DR6_BD
| DR6_RTM
;
5941 kvm_queue_exception(vcpu
, DB_VECTOR
);
5946 if (vcpu
->guest_debug
== 0) {
5947 vmcs_clear_bits(CPU_BASED_VM_EXEC_CONTROL
,
5948 CPU_BASED_MOV_DR_EXITING
);
5951 * No more DR vmexits; force a reload of the debug registers
5952 * and reenter on this instruction. The next vmexit will
5953 * retrieve the full state of the debug registers.
5955 vcpu
->arch
.switch_db_regs
|= KVM_DEBUGREG_WONT_EXIT
;
5959 reg
= DEBUG_REG_ACCESS_REG(exit_qualification
);
5960 if (exit_qualification
& TYPE_MOV_FROM_DR
) {
5963 if (kvm_get_dr(vcpu
, dr
, &val
))
5965 kvm_register_write(vcpu
, reg
, val
);
5967 if (kvm_set_dr(vcpu
, dr
, kvm_register_readl(vcpu
, reg
)))
5970 return kvm_skip_emulated_instruction(vcpu
);
5973 static u64
vmx_get_dr6(struct kvm_vcpu
*vcpu
)
5975 return vcpu
->arch
.dr6
;
5978 static void vmx_set_dr6(struct kvm_vcpu
*vcpu
, unsigned long val
)
5982 static void vmx_sync_dirty_debug_regs(struct kvm_vcpu
*vcpu
)
5984 get_debugreg(vcpu
->arch
.db
[0], 0);
5985 get_debugreg(vcpu
->arch
.db
[1], 1);
5986 get_debugreg(vcpu
->arch
.db
[2], 2);
5987 get_debugreg(vcpu
->arch
.db
[3], 3);
5988 get_debugreg(vcpu
->arch
.dr6
, 6);
5989 vcpu
->arch
.dr7
= vmcs_readl(GUEST_DR7
);
5991 vcpu
->arch
.switch_db_regs
&= ~KVM_DEBUGREG_WONT_EXIT
;
5992 vmcs_set_bits(CPU_BASED_VM_EXEC_CONTROL
, CPU_BASED_MOV_DR_EXITING
);
5995 static void vmx_set_dr7(struct kvm_vcpu
*vcpu
, unsigned long val
)
5997 vmcs_writel(GUEST_DR7
, val
);
6000 static int handle_cpuid(struct kvm_vcpu
*vcpu
)
6002 return kvm_emulate_cpuid(vcpu
);
6005 static int handle_rdmsr(struct kvm_vcpu
*vcpu
)
6007 u32 ecx
= vcpu
->arch
.regs
[VCPU_REGS_RCX
];
6008 struct msr_data msr_info
;
6010 msr_info
.index
= ecx
;
6011 msr_info
.host_initiated
= false;
6012 if (vmx_get_msr(vcpu
, &msr_info
)) {
6013 trace_kvm_msr_read_ex(ecx
);
6014 kvm_inject_gp(vcpu
, 0);
6018 trace_kvm_msr_read(ecx
, msr_info
.data
);
6020 /* FIXME: handling of bits 32:63 of rax, rdx */
6021 vcpu
->arch
.regs
[VCPU_REGS_RAX
] = msr_info
.data
& -1u;
6022 vcpu
->arch
.regs
[VCPU_REGS_RDX
] = (msr_info
.data
>> 32) & -1u;
6023 return kvm_skip_emulated_instruction(vcpu
);
6026 static int handle_wrmsr(struct kvm_vcpu
*vcpu
)
6028 struct msr_data msr
;
6029 u32 ecx
= vcpu
->arch
.regs
[VCPU_REGS_RCX
];
6030 u64 data
= (vcpu
->arch
.regs
[VCPU_REGS_RAX
] & -1u)
6031 | ((u64
)(vcpu
->arch
.regs
[VCPU_REGS_RDX
] & -1u) << 32);
6035 msr
.host_initiated
= false;
6036 if (kvm_set_msr(vcpu
, &msr
) != 0) {
6037 trace_kvm_msr_write_ex(ecx
, data
);
6038 kvm_inject_gp(vcpu
, 0);
6042 trace_kvm_msr_write(ecx
, data
);
6043 return kvm_skip_emulated_instruction(vcpu
);
6046 static int handle_tpr_below_threshold(struct kvm_vcpu
*vcpu
)
6048 kvm_apic_update_ppr(vcpu
);
6052 static int handle_interrupt_window(struct kvm_vcpu
*vcpu
)
6054 vmcs_clear_bits(CPU_BASED_VM_EXEC_CONTROL
,
6055 CPU_BASED_VIRTUAL_INTR_PENDING
);
6057 kvm_make_request(KVM_REQ_EVENT
, vcpu
);
6059 ++vcpu
->stat
.irq_window_exits
;
6063 static int handle_halt(struct kvm_vcpu
*vcpu
)
6065 return kvm_emulate_halt(vcpu
);
6068 static int handle_vmcall(struct kvm_vcpu
*vcpu
)
6070 return kvm_emulate_hypercall(vcpu
);
6073 static int handle_invd(struct kvm_vcpu
*vcpu
)
6075 return emulate_instruction(vcpu
, 0) == EMULATE_DONE
;
6078 static int handle_invlpg(struct kvm_vcpu
*vcpu
)
6080 unsigned long exit_qualification
= vmcs_readl(EXIT_QUALIFICATION
);
6082 kvm_mmu_invlpg(vcpu
, exit_qualification
);
6083 return kvm_skip_emulated_instruction(vcpu
);
6086 static int handle_rdpmc(struct kvm_vcpu
*vcpu
)
6090 err
= kvm_rdpmc(vcpu
);
6091 return kvm_complete_insn_gp(vcpu
, err
);
6094 static int handle_wbinvd(struct kvm_vcpu
*vcpu
)
6096 return kvm_emulate_wbinvd(vcpu
);
6099 static int handle_xsetbv(struct kvm_vcpu
*vcpu
)
6101 u64 new_bv
= kvm_read_edx_eax(vcpu
);
6102 u32 index
= kvm_register_read(vcpu
, VCPU_REGS_RCX
);
6104 if (kvm_set_xcr(vcpu
, index
, new_bv
) == 0)
6105 return kvm_skip_emulated_instruction(vcpu
);
6109 static int handle_xsaves(struct kvm_vcpu
*vcpu
)
6111 kvm_skip_emulated_instruction(vcpu
);
6112 WARN(1, "this should never happen\n");
6116 static int handle_xrstors(struct kvm_vcpu
*vcpu
)
6118 kvm_skip_emulated_instruction(vcpu
);
6119 WARN(1, "this should never happen\n");
6123 static int handle_apic_access(struct kvm_vcpu
*vcpu
)
6125 if (likely(fasteoi
)) {
6126 unsigned long exit_qualification
= vmcs_readl(EXIT_QUALIFICATION
);
6127 int access_type
, offset
;
6129 access_type
= exit_qualification
& APIC_ACCESS_TYPE
;
6130 offset
= exit_qualification
& APIC_ACCESS_OFFSET
;
6132 * Sane guest uses MOV to write EOI, with written value
6133 * not cared. So make a short-circuit here by avoiding
6134 * heavy instruction emulation.
6136 if ((access_type
== TYPE_LINEAR_APIC_INST_WRITE
) &&
6137 (offset
== APIC_EOI
)) {
6138 kvm_lapic_set_eoi(vcpu
);
6139 return kvm_skip_emulated_instruction(vcpu
);
6142 return emulate_instruction(vcpu
, 0) == EMULATE_DONE
;
6145 static int handle_apic_eoi_induced(struct kvm_vcpu
*vcpu
)
6147 unsigned long exit_qualification
= vmcs_readl(EXIT_QUALIFICATION
);
6148 int vector
= exit_qualification
& 0xff;
6150 /* EOI-induced VM exit is trap-like and thus no need to adjust IP */
6151 kvm_apic_set_eoi_accelerated(vcpu
, vector
);
6155 static int handle_apic_write(struct kvm_vcpu
*vcpu
)
6157 unsigned long exit_qualification
= vmcs_readl(EXIT_QUALIFICATION
);
6158 u32 offset
= exit_qualification
& 0xfff;
6160 /* APIC-write VM exit is trap-like and thus no need to adjust IP */
6161 kvm_apic_write_nodecode(vcpu
, offset
);
6165 static int handle_task_switch(struct kvm_vcpu
*vcpu
)
6167 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
6168 unsigned long exit_qualification
;
6169 bool has_error_code
= false;
6172 int reason
, type
, idt_v
, idt_index
;
6174 idt_v
= (vmx
->idt_vectoring_info
& VECTORING_INFO_VALID_MASK
);
6175 idt_index
= (vmx
->idt_vectoring_info
& VECTORING_INFO_VECTOR_MASK
);
6176 type
= (vmx
->idt_vectoring_info
& VECTORING_INFO_TYPE_MASK
);
6178 exit_qualification
= vmcs_readl(EXIT_QUALIFICATION
);
6180 reason
= (u32
)exit_qualification
>> 30;
6181 if (reason
== TASK_SWITCH_GATE
&& idt_v
) {
6183 case INTR_TYPE_NMI_INTR
:
6184 vcpu
->arch
.nmi_injected
= false;
6185 vmx_set_nmi_mask(vcpu
, true);
6187 case INTR_TYPE_EXT_INTR
:
6188 case INTR_TYPE_SOFT_INTR
:
6189 kvm_clear_interrupt_queue(vcpu
);
6191 case INTR_TYPE_HARD_EXCEPTION
:
6192 if (vmx
->idt_vectoring_info
&
6193 VECTORING_INFO_DELIVER_CODE_MASK
) {
6194 has_error_code
= true;
6196 vmcs_read32(IDT_VECTORING_ERROR_CODE
);
6199 case INTR_TYPE_SOFT_EXCEPTION
:
6200 kvm_clear_exception_queue(vcpu
);
6206 tss_selector
= exit_qualification
;
6208 if (!idt_v
|| (type
!= INTR_TYPE_HARD_EXCEPTION
&&
6209 type
!= INTR_TYPE_EXT_INTR
&&
6210 type
!= INTR_TYPE_NMI_INTR
))
6211 skip_emulated_instruction(vcpu
);
6213 if (kvm_task_switch(vcpu
, tss_selector
,
6214 type
== INTR_TYPE_SOFT_INTR
? idt_index
: -1, reason
,
6215 has_error_code
, error_code
) == EMULATE_FAIL
) {
6216 vcpu
->run
->exit_reason
= KVM_EXIT_INTERNAL_ERROR
;
6217 vcpu
->run
->internal
.suberror
= KVM_INTERNAL_ERROR_EMULATION
;
6218 vcpu
->run
->internal
.ndata
= 0;
6223 * TODO: What about debug traps on tss switch?
6224 * Are we supposed to inject them and update dr6?
6230 static int handle_ept_violation(struct kvm_vcpu
*vcpu
)
6232 unsigned long exit_qualification
;
6237 exit_qualification
= vmcs_readl(EXIT_QUALIFICATION
);
6239 gla_validity
= (exit_qualification
>> 7) & 0x3;
6240 if (gla_validity
== 0x2) {
6241 printk(KERN_ERR
"EPT: Handling EPT violation failed!\n");
6242 printk(KERN_ERR
"EPT: GPA: 0x%lx, GVA: 0x%lx\n",
6243 (long unsigned int)vmcs_read64(GUEST_PHYSICAL_ADDRESS
),
6244 vmcs_readl(GUEST_LINEAR_ADDRESS
));
6245 printk(KERN_ERR
"EPT: Exit qualification is 0x%lx\n",
6246 (long unsigned int)exit_qualification
);
6247 vcpu
->run
->exit_reason
= KVM_EXIT_UNKNOWN
;
6248 vcpu
->run
->hw
.hardware_exit_reason
= EXIT_REASON_EPT_VIOLATION
;
6253 * EPT violation happened while executing iret from NMI,
6254 * "blocked by NMI" bit has to be set before next VM entry.
6255 * There are errata that may cause this bit to not be set:
6258 if (!(to_vmx(vcpu
)->idt_vectoring_info
& VECTORING_INFO_VALID_MASK
) &&
6259 cpu_has_virtual_nmis() &&
6260 (exit_qualification
& INTR_INFO_UNBLOCK_NMI
))
6261 vmcs_set_bits(GUEST_INTERRUPTIBILITY_INFO
, GUEST_INTR_STATE_NMI
);
6263 gpa
= vmcs_read64(GUEST_PHYSICAL_ADDRESS
);
6264 trace_kvm_page_fault(gpa
, exit_qualification
);
6266 /* Is it a read fault? */
6267 error_code
= (exit_qualification
& EPT_VIOLATION_ACC_READ
)
6268 ? PFERR_USER_MASK
: 0;
6269 /* Is it a write fault? */
6270 error_code
|= (exit_qualification
& EPT_VIOLATION_ACC_WRITE
)
6271 ? PFERR_WRITE_MASK
: 0;
6272 /* Is it a fetch fault? */
6273 error_code
|= (exit_qualification
& EPT_VIOLATION_ACC_INSTR
)
6274 ? PFERR_FETCH_MASK
: 0;
6275 /* ept page table entry is present? */
6276 error_code
|= (exit_qualification
&
6277 (EPT_VIOLATION_READABLE
| EPT_VIOLATION_WRITABLE
|
6278 EPT_VIOLATION_EXECUTABLE
))
6279 ? PFERR_PRESENT_MASK
: 0;
6281 vcpu
->arch
.gpa_available
= true;
6282 vcpu
->arch
.exit_qualification
= exit_qualification
;
6284 return kvm_mmu_page_fault(vcpu
, gpa
, error_code
, NULL
, 0);
6287 static int handle_ept_misconfig(struct kvm_vcpu
*vcpu
)
6292 gpa
= vmcs_read64(GUEST_PHYSICAL_ADDRESS
);
6293 if (!kvm_io_bus_write(vcpu
, KVM_FAST_MMIO_BUS
, gpa
, 0, NULL
)) {
6294 trace_kvm_fast_mmio(gpa
);
6295 return kvm_skip_emulated_instruction(vcpu
);
6298 ret
= handle_mmio_page_fault(vcpu
, gpa
, true);
6299 vcpu
->arch
.gpa_available
= true;
6300 if (likely(ret
== RET_MMIO_PF_EMULATE
))
6301 return x86_emulate_instruction(vcpu
, gpa
, 0, NULL
, 0) ==
6304 if (unlikely(ret
== RET_MMIO_PF_INVALID
))
6305 return kvm_mmu_page_fault(vcpu
, gpa
, 0, NULL
, 0);
6307 if (unlikely(ret
== RET_MMIO_PF_RETRY
))
6310 /* It is the real ept misconfig */
6313 vcpu
->run
->exit_reason
= KVM_EXIT_UNKNOWN
;
6314 vcpu
->run
->hw
.hardware_exit_reason
= EXIT_REASON_EPT_MISCONFIG
;
6319 static int handle_nmi_window(struct kvm_vcpu
*vcpu
)
6321 vmcs_clear_bits(CPU_BASED_VM_EXEC_CONTROL
,
6322 CPU_BASED_VIRTUAL_NMI_PENDING
);
6323 ++vcpu
->stat
.nmi_window_exits
;
6324 kvm_make_request(KVM_REQ_EVENT
, vcpu
);
6329 static int handle_invalid_guest_state(struct kvm_vcpu
*vcpu
)
6331 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
6332 enum emulation_result err
= EMULATE_DONE
;
6335 bool intr_window_requested
;
6336 unsigned count
= 130;
6338 cpu_exec_ctrl
= vmcs_read32(CPU_BASED_VM_EXEC_CONTROL
);
6339 intr_window_requested
= cpu_exec_ctrl
& CPU_BASED_VIRTUAL_INTR_PENDING
;
6341 while (vmx
->emulation_required
&& count
-- != 0) {
6342 if (intr_window_requested
&& vmx_interrupt_allowed(vcpu
))
6343 return handle_interrupt_window(&vmx
->vcpu
);
6345 if (test_bit(KVM_REQ_EVENT
, &vcpu
->requests
))
6348 err
= emulate_instruction(vcpu
, EMULTYPE_NO_REEXECUTE
);
6350 if (err
== EMULATE_USER_EXIT
) {
6351 ++vcpu
->stat
.mmio_exits
;
6356 if (err
!= EMULATE_DONE
) {
6357 vcpu
->run
->exit_reason
= KVM_EXIT_INTERNAL_ERROR
;
6358 vcpu
->run
->internal
.suberror
= KVM_INTERNAL_ERROR_EMULATION
;
6359 vcpu
->run
->internal
.ndata
= 0;
6363 if (vcpu
->arch
.halt_request
) {
6364 vcpu
->arch
.halt_request
= 0;
6365 ret
= kvm_vcpu_halt(vcpu
);
6369 if (signal_pending(current
))
6379 static int __grow_ple_window(int val
)
6381 if (ple_window_grow
< 1)
6384 val
= min(val
, ple_window_actual_max
);
6386 if (ple_window_grow
< ple_window
)
6387 val
*= ple_window_grow
;
6389 val
+= ple_window_grow
;
6394 static int __shrink_ple_window(int val
, int modifier
, int minimum
)
6399 if (modifier
< ple_window
)
6404 return max(val
, minimum
);
6407 static void grow_ple_window(struct kvm_vcpu
*vcpu
)
6409 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
6410 int old
= vmx
->ple_window
;
6412 vmx
->ple_window
= __grow_ple_window(old
);
6414 if (vmx
->ple_window
!= old
)
6415 vmx
->ple_window_dirty
= true;
6417 trace_kvm_ple_window_grow(vcpu
->vcpu_id
, vmx
->ple_window
, old
);
6420 static void shrink_ple_window(struct kvm_vcpu
*vcpu
)
6422 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
6423 int old
= vmx
->ple_window
;
6425 vmx
->ple_window
= __shrink_ple_window(old
,
6426 ple_window_shrink
, ple_window
);
6428 if (vmx
->ple_window
!= old
)
6429 vmx
->ple_window_dirty
= true;
6431 trace_kvm_ple_window_shrink(vcpu
->vcpu_id
, vmx
->ple_window
, old
);
6435 * ple_window_actual_max is computed to be one grow_ple_window() below
6436 * ple_window_max. (See __grow_ple_window for the reason.)
6437 * This prevents overflows, because ple_window_max is int.
6438 * ple_window_max effectively rounded down to a multiple of ple_window_grow in
6440 * ple_window_max is also prevented from setting vmx->ple_window < ple_window.
6442 static void update_ple_window_actual_max(void)
6444 ple_window_actual_max
=
6445 __shrink_ple_window(max(ple_window_max
, ple_window
),
6446 ple_window_grow
, INT_MIN
);
6450 * Handler for POSTED_INTERRUPT_WAKEUP_VECTOR.
6452 static void wakeup_handler(void)
6454 struct kvm_vcpu
*vcpu
;
6455 int cpu
= smp_processor_id();
6457 spin_lock(&per_cpu(blocked_vcpu_on_cpu_lock
, cpu
));
6458 list_for_each_entry(vcpu
, &per_cpu(blocked_vcpu_on_cpu
, cpu
),
6459 blocked_vcpu_list
) {
6460 struct pi_desc
*pi_desc
= vcpu_to_pi_desc(vcpu
);
6462 if (pi_test_on(pi_desc
) == 1)
6463 kvm_vcpu_kick(vcpu
);
6465 spin_unlock(&per_cpu(blocked_vcpu_on_cpu_lock
, cpu
));
6468 void vmx_enable_tdp(void)
6470 kvm_mmu_set_mask_ptes(VMX_EPT_READABLE_MASK
,
6471 enable_ept_ad_bits
? VMX_EPT_ACCESS_BIT
: 0ull,
6472 enable_ept_ad_bits
? VMX_EPT_DIRTY_BIT
: 0ull,
6473 0ull, VMX_EPT_EXECUTABLE_MASK
,
6474 cpu_has_vmx_ept_execute_only() ? 0ull : VMX_EPT_READABLE_MASK
,
6475 enable_ept_ad_bits
? 0ull : VMX_EPT_RWX_MASK
);
6477 ept_set_mmio_spte_mask();
6481 static __init
int hardware_setup(void)
6483 int r
= -ENOMEM
, i
, msr
;
6485 rdmsrl_safe(MSR_EFER
, &host_efer
);
6487 for (i
= 0; i
< ARRAY_SIZE(vmx_msr_index
); ++i
)
6488 kvm_define_shared_msr(i
, vmx_msr_index
[i
]);
6490 for (i
= 0; i
< VMX_BITMAP_NR
; i
++) {
6491 vmx_bitmap
[i
] = (unsigned long *)__get_free_page(GFP_KERNEL
);
6496 vmx_io_bitmap_b
= (unsigned long *)__get_free_page(GFP_KERNEL
);
6497 memset(vmx_vmread_bitmap
, 0xff, PAGE_SIZE
);
6498 memset(vmx_vmwrite_bitmap
, 0xff, PAGE_SIZE
);
6501 * Allow direct access to the PC debug port (it is often used for I/O
6502 * delays, but the vmexits simply slow things down).
6504 memset(vmx_io_bitmap_a
, 0xff, PAGE_SIZE
);
6505 clear_bit(0x80, vmx_io_bitmap_a
);
6507 memset(vmx_io_bitmap_b
, 0xff, PAGE_SIZE
);
6509 memset(vmx_msr_bitmap_legacy
, 0xff, PAGE_SIZE
);
6510 memset(vmx_msr_bitmap_longmode
, 0xff, PAGE_SIZE
);
6512 if (setup_vmcs_config(&vmcs_config
) < 0) {
6517 if (boot_cpu_has(X86_FEATURE_NX
))
6518 kvm_enable_efer_bits(EFER_NX
);
6520 if (!cpu_has_vmx_vpid())
6522 if (!cpu_has_vmx_shadow_vmcs())
6523 enable_shadow_vmcs
= 0;
6524 if (enable_shadow_vmcs
)
6525 init_vmcs_shadow_fields();
6527 if (!cpu_has_vmx_ept() ||
6528 !cpu_has_vmx_ept_4levels()) {
6530 enable_unrestricted_guest
= 0;
6531 enable_ept_ad_bits
= 0;
6534 if (!cpu_has_vmx_ept_ad_bits())
6535 enable_ept_ad_bits
= 0;
6537 if (!cpu_has_vmx_unrestricted_guest())
6538 enable_unrestricted_guest
= 0;
6540 if (!cpu_has_vmx_flexpriority())
6541 flexpriority_enabled
= 0;
6544 * set_apic_access_page_addr() is used to reload apic access
6545 * page upon invalidation. No need to do anything if not
6546 * using the APIC_ACCESS_ADDR VMCS field.
6548 if (!flexpriority_enabled
)
6549 kvm_x86_ops
->set_apic_access_page_addr
= NULL
;
6551 if (!cpu_has_vmx_tpr_shadow())
6552 kvm_x86_ops
->update_cr8_intercept
= NULL
;
6554 if (enable_ept
&& !cpu_has_vmx_ept_2m_page())
6555 kvm_disable_largepages();
6557 if (!cpu_has_vmx_ple())
6560 if (!cpu_has_vmx_apicv()) {
6562 kvm_x86_ops
->sync_pir_to_irr
= NULL
;
6565 if (cpu_has_vmx_tsc_scaling()) {
6566 kvm_has_tsc_control
= true;
6567 kvm_max_tsc_scaling_ratio
= KVM_VMX_TSC_MULTIPLIER_MAX
;
6568 kvm_tsc_scaling_ratio_frac_bits
= 48;
6571 vmx_disable_intercept_for_msr(MSR_FS_BASE
, false);
6572 vmx_disable_intercept_for_msr(MSR_GS_BASE
, false);
6573 vmx_disable_intercept_for_msr(MSR_KERNEL_GS_BASE
, true);
6574 vmx_disable_intercept_for_msr(MSR_IA32_SYSENTER_CS
, false);
6575 vmx_disable_intercept_for_msr(MSR_IA32_SYSENTER_ESP
, false);
6576 vmx_disable_intercept_for_msr(MSR_IA32_SYSENTER_EIP
, false);
6577 vmx_disable_intercept_for_msr(MSR_IA32_BNDCFGS
, true);
6579 memcpy(vmx_msr_bitmap_legacy_x2apic_apicv
,
6580 vmx_msr_bitmap_legacy
, PAGE_SIZE
);
6581 memcpy(vmx_msr_bitmap_longmode_x2apic_apicv
,
6582 vmx_msr_bitmap_longmode
, PAGE_SIZE
);
6583 memcpy(vmx_msr_bitmap_legacy_x2apic
,
6584 vmx_msr_bitmap_legacy
, PAGE_SIZE
);
6585 memcpy(vmx_msr_bitmap_longmode_x2apic
,
6586 vmx_msr_bitmap_longmode
, PAGE_SIZE
);
6588 set_bit(0, vmx_vpid_bitmap
); /* 0 is reserved for host */
6590 for (msr
= 0x800; msr
<= 0x8ff; msr
++) {
6591 if (msr
== 0x839 /* TMCCT */)
6593 vmx_disable_intercept_msr_x2apic(msr
, MSR_TYPE_R
, true);
6597 * TPR reads and writes can be virtualized even if virtual interrupt
6598 * delivery is not in use.
6600 vmx_disable_intercept_msr_x2apic(0x808, MSR_TYPE_W
, true);
6601 vmx_disable_intercept_msr_x2apic(0x808, MSR_TYPE_R
| MSR_TYPE_W
, false);
6604 vmx_disable_intercept_msr_x2apic(0x80b, MSR_TYPE_W
, true);
6606 vmx_disable_intercept_msr_x2apic(0x83f, MSR_TYPE_W
, true);
6613 update_ple_window_actual_max();
6616 * Only enable PML when hardware supports PML feature, and both EPT
6617 * and EPT A/D bit features are enabled -- PML depends on them to work.
6619 if (!enable_ept
|| !enable_ept_ad_bits
|| !cpu_has_vmx_pml())
6623 kvm_x86_ops
->slot_enable_log_dirty
= NULL
;
6624 kvm_x86_ops
->slot_disable_log_dirty
= NULL
;
6625 kvm_x86_ops
->flush_log_dirty
= NULL
;
6626 kvm_x86_ops
->enable_log_dirty_pt_masked
= NULL
;
6629 if (cpu_has_vmx_preemption_timer() && enable_preemption_timer
) {
6632 rdmsrl(MSR_IA32_VMX_MISC
, vmx_msr
);
6633 cpu_preemption_timer_multi
=
6634 vmx_msr
& VMX_MISC_PREEMPTION_TIMER_RATE_MASK
;
6636 kvm_x86_ops
->set_hv_timer
= NULL
;
6637 kvm_x86_ops
->cancel_hv_timer
= NULL
;
6640 kvm_set_posted_intr_wakeup_handler(wakeup_handler
);
6642 kvm_mce_cap_supported
|= MCG_LMCE_P
;
6644 return alloc_kvm_area();
6647 for (i
= 0; i
< VMX_BITMAP_NR
; i
++)
6648 free_page((unsigned long)vmx_bitmap
[i
]);
6653 static __exit
void hardware_unsetup(void)
6657 for (i
= 0; i
< VMX_BITMAP_NR
; i
++)
6658 free_page((unsigned long)vmx_bitmap
[i
]);
6664 * Indicate a busy-waiting vcpu in spinlock. We do not enable the PAUSE
6665 * exiting, so only get here on cpu with PAUSE-Loop-Exiting.
6667 static int handle_pause(struct kvm_vcpu
*vcpu
)
6670 grow_ple_window(vcpu
);
6672 kvm_vcpu_on_spin(vcpu
);
6673 return kvm_skip_emulated_instruction(vcpu
);
6676 static int handle_nop(struct kvm_vcpu
*vcpu
)
6678 return kvm_skip_emulated_instruction(vcpu
);
6681 static int handle_mwait(struct kvm_vcpu
*vcpu
)
6683 printk_once(KERN_WARNING
"kvm: MWAIT instruction emulated as NOP!\n");
6684 return handle_nop(vcpu
);
6687 static int handle_monitor_trap(struct kvm_vcpu
*vcpu
)
6692 static int handle_monitor(struct kvm_vcpu
*vcpu
)
6694 printk_once(KERN_WARNING
"kvm: MONITOR instruction emulated as NOP!\n");
6695 return handle_nop(vcpu
);
6699 * To run an L2 guest, we need a vmcs02 based on the L1-specified vmcs12.
6700 * We could reuse a single VMCS for all the L2 guests, but we also want the
6701 * option to allocate a separate vmcs02 for each separate loaded vmcs12 - this
6702 * allows keeping them loaded on the processor, and in the future will allow
6703 * optimizations where prepare_vmcs02 doesn't need to set all the fields on
6704 * every entry if they never change.
6705 * So we keep, in vmx->nested.vmcs02_pool, a cache of size VMCS02_POOL_SIZE
6706 * (>=0) with a vmcs02 for each recently loaded vmcs12s, most recent first.
6708 * The following functions allocate and free a vmcs02 in this pool.
6711 /* Get a VMCS from the pool to use as vmcs02 for the current vmcs12. */
6712 static struct loaded_vmcs
*nested_get_current_vmcs02(struct vcpu_vmx
*vmx
)
6714 struct vmcs02_list
*item
;
6715 list_for_each_entry(item
, &vmx
->nested
.vmcs02_pool
, list
)
6716 if (item
->vmptr
== vmx
->nested
.current_vmptr
) {
6717 list_move(&item
->list
, &vmx
->nested
.vmcs02_pool
);
6718 return &item
->vmcs02
;
6721 if (vmx
->nested
.vmcs02_num
>= max(VMCS02_POOL_SIZE
, 1)) {
6722 /* Recycle the least recently used VMCS. */
6723 item
= list_last_entry(&vmx
->nested
.vmcs02_pool
,
6724 struct vmcs02_list
, list
);
6725 item
->vmptr
= vmx
->nested
.current_vmptr
;
6726 list_move(&item
->list
, &vmx
->nested
.vmcs02_pool
);
6727 return &item
->vmcs02
;
6730 /* Create a new VMCS */
6731 item
= kmalloc(sizeof(struct vmcs02_list
), GFP_KERNEL
);
6734 item
->vmcs02
.vmcs
= alloc_vmcs();
6735 item
->vmcs02
.shadow_vmcs
= NULL
;
6736 if (!item
->vmcs02
.vmcs
) {
6740 loaded_vmcs_init(&item
->vmcs02
);
6741 item
->vmptr
= vmx
->nested
.current_vmptr
;
6742 list_add(&(item
->list
), &(vmx
->nested
.vmcs02_pool
));
6743 vmx
->nested
.vmcs02_num
++;
6744 return &item
->vmcs02
;
6747 /* Free and remove from pool a vmcs02 saved for a vmcs12 (if there is one) */
6748 static void nested_free_vmcs02(struct vcpu_vmx
*vmx
, gpa_t vmptr
)
6750 struct vmcs02_list
*item
;
6751 list_for_each_entry(item
, &vmx
->nested
.vmcs02_pool
, list
)
6752 if (item
->vmptr
== vmptr
) {
6753 free_loaded_vmcs(&item
->vmcs02
);
6754 list_del(&item
->list
);
6756 vmx
->nested
.vmcs02_num
--;
6762 * Free all VMCSs saved for this vcpu, except the one pointed by
6763 * vmx->loaded_vmcs. We must be running L1, so vmx->loaded_vmcs
6764 * must be &vmx->vmcs01.
6766 static void nested_free_all_saved_vmcss(struct vcpu_vmx
*vmx
)
6768 struct vmcs02_list
*item
, *n
;
6770 WARN_ON(vmx
->loaded_vmcs
!= &vmx
->vmcs01
);
6771 list_for_each_entry_safe(item
, n
, &vmx
->nested
.vmcs02_pool
, list
) {
6773 * Something will leak if the above WARN triggers. Better than
6776 if (vmx
->loaded_vmcs
== &item
->vmcs02
)
6779 free_loaded_vmcs(&item
->vmcs02
);
6780 list_del(&item
->list
);
6782 vmx
->nested
.vmcs02_num
--;
6787 * The following 3 functions, nested_vmx_succeed()/failValid()/failInvalid(),
6788 * set the success or error code of an emulated VMX instruction, as specified
6789 * by Vol 2B, VMX Instruction Reference, "Conventions".
6791 static void nested_vmx_succeed(struct kvm_vcpu
*vcpu
)
6793 vmx_set_rflags(vcpu
, vmx_get_rflags(vcpu
)
6794 & ~(X86_EFLAGS_CF
| X86_EFLAGS_PF
| X86_EFLAGS_AF
|
6795 X86_EFLAGS_ZF
| X86_EFLAGS_SF
| X86_EFLAGS_OF
));
6798 static void nested_vmx_failInvalid(struct kvm_vcpu
*vcpu
)
6800 vmx_set_rflags(vcpu
, (vmx_get_rflags(vcpu
)
6801 & ~(X86_EFLAGS_PF
| X86_EFLAGS_AF
| X86_EFLAGS_ZF
|
6802 X86_EFLAGS_SF
| X86_EFLAGS_OF
))
6806 static void nested_vmx_failValid(struct kvm_vcpu
*vcpu
,
6807 u32 vm_instruction_error
)
6809 if (to_vmx(vcpu
)->nested
.current_vmptr
== -1ull) {
6811 * failValid writes the error number to the current VMCS, which
6812 * can't be done there isn't a current VMCS.
6814 nested_vmx_failInvalid(vcpu
);
6817 vmx_set_rflags(vcpu
, (vmx_get_rflags(vcpu
)
6818 & ~(X86_EFLAGS_CF
| X86_EFLAGS_PF
| X86_EFLAGS_AF
|
6819 X86_EFLAGS_SF
| X86_EFLAGS_OF
))
6821 get_vmcs12(vcpu
)->vm_instruction_error
= vm_instruction_error
;
6823 * We don't need to force a shadow sync because
6824 * VM_INSTRUCTION_ERROR is not shadowed
6828 static void nested_vmx_abort(struct kvm_vcpu
*vcpu
, u32 indicator
)
6830 /* TODO: not to reset guest simply here. */
6831 kvm_make_request(KVM_REQ_TRIPLE_FAULT
, vcpu
);
6832 pr_debug_ratelimited("kvm: nested vmx abort, indicator %d\n", indicator
);
6835 static enum hrtimer_restart
vmx_preemption_timer_fn(struct hrtimer
*timer
)
6837 struct vcpu_vmx
*vmx
=
6838 container_of(timer
, struct vcpu_vmx
, nested
.preemption_timer
);
6840 vmx
->nested
.preemption_timer_expired
= true;
6841 kvm_make_request(KVM_REQ_EVENT
, &vmx
->vcpu
);
6842 kvm_vcpu_kick(&vmx
->vcpu
);
6844 return HRTIMER_NORESTART
;
6848 * Decode the memory-address operand of a vmx instruction, as recorded on an
6849 * exit caused by such an instruction (run by a guest hypervisor).
6850 * On success, returns 0. When the operand is invalid, returns 1 and throws
6853 static int get_vmx_mem_address(struct kvm_vcpu
*vcpu
,
6854 unsigned long exit_qualification
,
6855 u32 vmx_instruction_info
, bool wr
, gva_t
*ret
)
6859 struct kvm_segment s
;
6862 * According to Vol. 3B, "Information for VM Exits Due to Instruction
6863 * Execution", on an exit, vmx_instruction_info holds most of the
6864 * addressing components of the operand. Only the displacement part
6865 * is put in exit_qualification (see 3B, "Basic VM-Exit Information").
6866 * For how an actual address is calculated from all these components,
6867 * refer to Vol. 1, "Operand Addressing".
6869 int scaling
= vmx_instruction_info
& 3;
6870 int addr_size
= (vmx_instruction_info
>> 7) & 7;
6871 bool is_reg
= vmx_instruction_info
& (1u << 10);
6872 int seg_reg
= (vmx_instruction_info
>> 15) & 7;
6873 int index_reg
= (vmx_instruction_info
>> 18) & 0xf;
6874 bool index_is_valid
= !(vmx_instruction_info
& (1u << 22));
6875 int base_reg
= (vmx_instruction_info
>> 23) & 0xf;
6876 bool base_is_valid
= !(vmx_instruction_info
& (1u << 27));
6879 kvm_queue_exception(vcpu
, UD_VECTOR
);
6883 /* Addr = segment_base + offset */
6884 /* offset = base + [index * scale] + displacement */
6885 off
= exit_qualification
; /* holds the displacement */
6887 off
+= kvm_register_read(vcpu
, base_reg
);
6889 off
+= kvm_register_read(vcpu
, index_reg
)<<scaling
;
6890 vmx_get_segment(vcpu
, &s
, seg_reg
);
6891 *ret
= s
.base
+ off
;
6893 if (addr_size
== 1) /* 32 bit */
6896 /* Checks for #GP/#SS exceptions. */
6898 if (is_long_mode(vcpu
)) {
6899 /* Long mode: #GP(0)/#SS(0) if the memory address is in a
6900 * non-canonical form. This is the only check on the memory
6901 * destination for long mode!
6903 exn
= is_noncanonical_address(*ret
);
6904 } else if (is_protmode(vcpu
)) {
6905 /* Protected mode: apply checks for segment validity in the
6907 * - segment type check (#GP(0) may be thrown)
6908 * - usability check (#GP(0)/#SS(0))
6909 * - limit check (#GP(0)/#SS(0))
6912 /* #GP(0) if the destination operand is located in a
6913 * read-only data segment or any code segment.
6915 exn
= ((s
.type
& 0xa) == 0 || (s
.type
& 8));
6917 /* #GP(0) if the source operand is located in an
6918 * execute-only code segment
6920 exn
= ((s
.type
& 0xa) == 8);
6922 kvm_queue_exception_e(vcpu
, GP_VECTOR
, 0);
6925 /* Protected mode: #GP(0)/#SS(0) if the segment is unusable.
6927 exn
= (s
.unusable
!= 0);
6928 /* Protected mode: #GP(0)/#SS(0) if the memory
6929 * operand is outside the segment limit.
6931 exn
= exn
|| (off
+ sizeof(u64
) > s
.limit
);
6934 kvm_queue_exception_e(vcpu
,
6935 seg_reg
== VCPU_SREG_SS
?
6936 SS_VECTOR
: GP_VECTOR
,
6945 * This function performs the various checks including
6946 * - if it's 4KB aligned
6947 * - No bits beyond the physical address width are set
6948 * - Returns 0 on success or else 1
6949 * (Intel SDM Section 30.3)
6951 static int nested_vmx_check_vmptr(struct kvm_vcpu
*vcpu
, int exit_reason
,
6956 struct x86_exception e
;
6958 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
6959 int maxphyaddr
= cpuid_maxphyaddr(vcpu
);
6961 if (get_vmx_mem_address(vcpu
, vmcs_readl(EXIT_QUALIFICATION
),
6962 vmcs_read32(VMX_INSTRUCTION_INFO
), false, &gva
))
6965 if (kvm_read_guest_virt(&vcpu
->arch
.emulate_ctxt
, gva
, &vmptr
,
6966 sizeof(vmptr
), &e
)) {
6967 kvm_inject_page_fault(vcpu
, &e
);
6971 switch (exit_reason
) {
6972 case EXIT_REASON_VMON
:
6975 * The first 4 bytes of VMXON region contain the supported
6976 * VMCS revision identifier
6978 * Note - IA32_VMX_BASIC[48] will never be 1
6979 * for the nested case;
6980 * which replaces physical address width with 32
6983 if (!PAGE_ALIGNED(vmptr
) || (vmptr
>> maxphyaddr
)) {
6984 nested_vmx_failInvalid(vcpu
);
6985 return kvm_skip_emulated_instruction(vcpu
);
6988 page
= nested_get_page(vcpu
, vmptr
);
6990 nested_vmx_failInvalid(vcpu
);
6991 return kvm_skip_emulated_instruction(vcpu
);
6993 if (*(u32
*)kmap(page
) != VMCS12_REVISION
) {
6995 nested_release_page_clean(page
);
6996 nested_vmx_failInvalid(vcpu
);
6997 return kvm_skip_emulated_instruction(vcpu
);
7000 nested_release_page_clean(page
);
7001 vmx
->nested
.vmxon_ptr
= vmptr
;
7003 case EXIT_REASON_VMCLEAR
:
7004 if (!PAGE_ALIGNED(vmptr
) || (vmptr
>> maxphyaddr
)) {
7005 nested_vmx_failValid(vcpu
,
7006 VMXERR_VMCLEAR_INVALID_ADDRESS
);
7007 return kvm_skip_emulated_instruction(vcpu
);
7010 if (vmptr
== vmx
->nested
.vmxon_ptr
) {
7011 nested_vmx_failValid(vcpu
,
7012 VMXERR_VMCLEAR_VMXON_POINTER
);
7013 return kvm_skip_emulated_instruction(vcpu
);
7016 case EXIT_REASON_VMPTRLD
:
7017 if (!PAGE_ALIGNED(vmptr
) || (vmptr
>> maxphyaddr
)) {
7018 nested_vmx_failValid(vcpu
,
7019 VMXERR_VMPTRLD_INVALID_ADDRESS
);
7020 return kvm_skip_emulated_instruction(vcpu
);
7023 if (vmptr
== vmx
->nested
.vmxon_ptr
) {
7024 nested_vmx_failValid(vcpu
,
7025 VMXERR_VMPTRLD_VMXON_POINTER
);
7026 return kvm_skip_emulated_instruction(vcpu
);
7030 return 1; /* shouldn't happen */
7038 static int enter_vmx_operation(struct kvm_vcpu
*vcpu
)
7040 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
7041 struct vmcs
*shadow_vmcs
;
7043 if (cpu_has_vmx_msr_bitmap()) {
7044 vmx
->nested
.msr_bitmap
=
7045 (unsigned long *)__get_free_page(GFP_KERNEL
);
7046 if (!vmx
->nested
.msr_bitmap
)
7047 goto out_msr_bitmap
;
7050 vmx
->nested
.cached_vmcs12
= kmalloc(VMCS12_SIZE
, GFP_KERNEL
);
7051 if (!vmx
->nested
.cached_vmcs12
)
7052 goto out_cached_vmcs12
;
7054 if (enable_shadow_vmcs
) {
7055 shadow_vmcs
= alloc_vmcs();
7057 goto out_shadow_vmcs
;
7058 /* mark vmcs as shadow */
7059 shadow_vmcs
->revision_id
|= (1u << 31);
7060 /* init shadow vmcs */
7061 vmcs_clear(shadow_vmcs
);
7062 vmx
->vmcs01
.shadow_vmcs
= shadow_vmcs
;
7065 INIT_LIST_HEAD(&(vmx
->nested
.vmcs02_pool
));
7066 vmx
->nested
.vmcs02_num
= 0;
7068 hrtimer_init(&vmx
->nested
.preemption_timer
, CLOCK_MONOTONIC
,
7069 HRTIMER_MODE_REL_PINNED
);
7070 vmx
->nested
.preemption_timer
.function
= vmx_preemption_timer_fn
;
7072 vmx
->nested
.vmxon
= true;
7076 kfree(vmx
->nested
.cached_vmcs12
);
7079 free_page((unsigned long)vmx
->nested
.msr_bitmap
);
7086 * Emulate the VMXON instruction.
7087 * Currently, we just remember that VMX is active, and do not save or even
7088 * inspect the argument to VMXON (the so-called "VMXON pointer") because we
7089 * do not currently need to store anything in that guest-allocated memory
7090 * region. Consequently, VMCLEAR and VMPTRLD also do not verify that the their
7091 * argument is different from the VMXON pointer (which the spec says they do).
7093 static int handle_vmon(struct kvm_vcpu
*vcpu
)
7096 struct kvm_segment cs
;
7097 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
7098 const u64 VMXON_NEEDED_FEATURES
= FEATURE_CONTROL_LOCKED
7099 | FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX
;
7101 /* The Intel VMX Instruction Reference lists a bunch of bits that
7102 * are prerequisite to running VMXON, most notably cr4.VMXE must be
7103 * set to 1 (see vmx_set_cr4() for when we allow the guest to set this).
7104 * Otherwise, we should fail with #UD. We test these now:
7106 if (!kvm_read_cr4_bits(vcpu
, X86_CR4_VMXE
) ||
7107 !kvm_read_cr0_bits(vcpu
, X86_CR0_PE
) ||
7108 (vmx_get_rflags(vcpu
) & X86_EFLAGS_VM
)) {
7109 kvm_queue_exception(vcpu
, UD_VECTOR
);
7113 vmx_get_segment(vcpu
, &cs
, VCPU_SREG_CS
);
7114 if (is_long_mode(vcpu
) && !cs
.l
) {
7115 kvm_queue_exception(vcpu
, UD_VECTOR
);
7119 if (vmx_get_cpl(vcpu
)) {
7120 kvm_inject_gp(vcpu
, 0);
7124 if (vmx
->nested
.vmxon
) {
7125 nested_vmx_failValid(vcpu
, VMXERR_VMXON_IN_VMX_ROOT_OPERATION
);
7126 return kvm_skip_emulated_instruction(vcpu
);
7129 if ((vmx
->msr_ia32_feature_control
& VMXON_NEEDED_FEATURES
)
7130 != VMXON_NEEDED_FEATURES
) {
7131 kvm_inject_gp(vcpu
, 0);
7135 if (nested_vmx_check_vmptr(vcpu
, EXIT_REASON_VMON
, NULL
))
7138 ret
= enter_vmx_operation(vcpu
);
7142 nested_vmx_succeed(vcpu
);
7143 return kvm_skip_emulated_instruction(vcpu
);
7147 * Intel's VMX Instruction Reference specifies a common set of prerequisites
7148 * for running VMX instructions (except VMXON, whose prerequisites are
7149 * slightly different). It also specifies what exception to inject otherwise.
7151 static int nested_vmx_check_permission(struct kvm_vcpu
*vcpu
)
7153 struct kvm_segment cs
;
7154 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
7156 if (!vmx
->nested
.vmxon
) {
7157 kvm_queue_exception(vcpu
, UD_VECTOR
);
7161 vmx_get_segment(vcpu
, &cs
, VCPU_SREG_CS
);
7162 if ((vmx_get_rflags(vcpu
) & X86_EFLAGS_VM
) ||
7163 (is_long_mode(vcpu
) && !cs
.l
)) {
7164 kvm_queue_exception(vcpu
, UD_VECTOR
);
7168 if (vmx_get_cpl(vcpu
)) {
7169 kvm_inject_gp(vcpu
, 0);
7176 static inline void nested_release_vmcs12(struct vcpu_vmx
*vmx
)
7178 if (vmx
->nested
.current_vmptr
== -1ull)
7181 /* current_vmptr and current_vmcs12 are always set/reset together */
7182 if (WARN_ON(vmx
->nested
.current_vmcs12
== NULL
))
7185 if (enable_shadow_vmcs
) {
7186 /* copy to memory all shadowed fields in case
7187 they were modified */
7188 copy_shadow_to_vmcs12(vmx
);
7189 vmx
->nested
.sync_shadow_vmcs
= false;
7190 vmcs_clear_bits(SECONDARY_VM_EXEC_CONTROL
,
7191 SECONDARY_EXEC_SHADOW_VMCS
);
7192 vmcs_write64(VMCS_LINK_POINTER
, -1ull);
7194 vmx
->nested
.posted_intr_nv
= -1;
7196 /* Flush VMCS12 to guest memory */
7197 memcpy(vmx
->nested
.current_vmcs12
, vmx
->nested
.cached_vmcs12
,
7200 kunmap(vmx
->nested
.current_vmcs12_page
);
7201 nested_release_page(vmx
->nested
.current_vmcs12_page
);
7202 vmx
->nested
.current_vmptr
= -1ull;
7203 vmx
->nested
.current_vmcs12
= NULL
;
7207 * Free whatever needs to be freed from vmx->nested when L1 goes down, or
7208 * just stops using VMX.
7210 static void free_nested(struct vcpu_vmx
*vmx
)
7212 if (!vmx
->nested
.vmxon
)
7215 vmx
->nested
.vmxon
= false;
7216 free_vpid(vmx
->nested
.vpid02
);
7217 nested_release_vmcs12(vmx
);
7218 if (vmx
->nested
.msr_bitmap
) {
7219 free_page((unsigned long)vmx
->nested
.msr_bitmap
);
7220 vmx
->nested
.msr_bitmap
= NULL
;
7222 if (enable_shadow_vmcs
) {
7223 vmcs_clear(vmx
->vmcs01
.shadow_vmcs
);
7224 free_vmcs(vmx
->vmcs01
.shadow_vmcs
);
7225 vmx
->vmcs01
.shadow_vmcs
= NULL
;
7227 kfree(vmx
->nested
.cached_vmcs12
);
7228 /* Unpin physical memory we referred to in current vmcs02 */
7229 if (vmx
->nested
.apic_access_page
) {
7230 nested_release_page(vmx
->nested
.apic_access_page
);
7231 vmx
->nested
.apic_access_page
= NULL
;
7233 if (vmx
->nested
.virtual_apic_page
) {
7234 nested_release_page(vmx
->nested
.virtual_apic_page
);
7235 vmx
->nested
.virtual_apic_page
= NULL
;
7237 if (vmx
->nested
.pi_desc_page
) {
7238 kunmap(vmx
->nested
.pi_desc_page
);
7239 nested_release_page(vmx
->nested
.pi_desc_page
);
7240 vmx
->nested
.pi_desc_page
= NULL
;
7241 vmx
->nested
.pi_desc
= NULL
;
7244 nested_free_all_saved_vmcss(vmx
);
7247 /* Emulate the VMXOFF instruction */
7248 static int handle_vmoff(struct kvm_vcpu
*vcpu
)
7250 if (!nested_vmx_check_permission(vcpu
))
7252 free_nested(to_vmx(vcpu
));
7253 nested_vmx_succeed(vcpu
);
7254 return kvm_skip_emulated_instruction(vcpu
);
7257 /* Emulate the VMCLEAR instruction */
7258 static int handle_vmclear(struct kvm_vcpu
*vcpu
)
7260 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
7264 if (!nested_vmx_check_permission(vcpu
))
7267 if (nested_vmx_check_vmptr(vcpu
, EXIT_REASON_VMCLEAR
, &vmptr
))
7270 if (vmptr
== vmx
->nested
.current_vmptr
)
7271 nested_release_vmcs12(vmx
);
7273 kvm_vcpu_write_guest(vcpu
,
7274 vmptr
+ offsetof(struct vmcs12
, launch_state
),
7275 &zero
, sizeof(zero
));
7277 nested_free_vmcs02(vmx
, vmptr
);
7279 nested_vmx_succeed(vcpu
);
7280 return kvm_skip_emulated_instruction(vcpu
);
7283 static int nested_vmx_run(struct kvm_vcpu
*vcpu
, bool launch
);
7285 /* Emulate the VMLAUNCH instruction */
7286 static int handle_vmlaunch(struct kvm_vcpu
*vcpu
)
7288 return nested_vmx_run(vcpu
, true);
7291 /* Emulate the VMRESUME instruction */
7292 static int handle_vmresume(struct kvm_vcpu
*vcpu
)
7295 return nested_vmx_run(vcpu
, false);
7298 enum vmcs_field_type
{
7299 VMCS_FIELD_TYPE_U16
= 0,
7300 VMCS_FIELD_TYPE_U64
= 1,
7301 VMCS_FIELD_TYPE_U32
= 2,
7302 VMCS_FIELD_TYPE_NATURAL_WIDTH
= 3
7305 static inline int vmcs_field_type(unsigned long field
)
7307 if (0x1 & field
) /* the *_HIGH fields are all 32 bit */
7308 return VMCS_FIELD_TYPE_U32
;
7309 return (field
>> 13) & 0x3 ;
7312 static inline int vmcs_field_readonly(unsigned long field
)
7314 return (((field
>> 10) & 0x3) == 1);
7318 * Read a vmcs12 field. Since these can have varying lengths and we return
7319 * one type, we chose the biggest type (u64) and zero-extend the return value
7320 * to that size. Note that the caller, handle_vmread, might need to use only
7321 * some of the bits we return here (e.g., on 32-bit guests, only 32 bits of
7322 * 64-bit fields are to be returned).
7324 static inline int vmcs12_read_any(struct kvm_vcpu
*vcpu
,
7325 unsigned long field
, u64
*ret
)
7327 short offset
= vmcs_field_to_offset(field
);
7333 p
= ((char *)(get_vmcs12(vcpu
))) + offset
;
7335 switch (vmcs_field_type(field
)) {
7336 case VMCS_FIELD_TYPE_NATURAL_WIDTH
:
7337 *ret
= *((natural_width
*)p
);
7339 case VMCS_FIELD_TYPE_U16
:
7342 case VMCS_FIELD_TYPE_U32
:
7345 case VMCS_FIELD_TYPE_U64
:
7355 static inline int vmcs12_write_any(struct kvm_vcpu
*vcpu
,
7356 unsigned long field
, u64 field_value
){
7357 short offset
= vmcs_field_to_offset(field
);
7358 char *p
= ((char *) get_vmcs12(vcpu
)) + offset
;
7362 switch (vmcs_field_type(field
)) {
7363 case VMCS_FIELD_TYPE_U16
:
7364 *(u16
*)p
= field_value
;
7366 case VMCS_FIELD_TYPE_U32
:
7367 *(u32
*)p
= field_value
;
7369 case VMCS_FIELD_TYPE_U64
:
7370 *(u64
*)p
= field_value
;
7372 case VMCS_FIELD_TYPE_NATURAL_WIDTH
:
7373 *(natural_width
*)p
= field_value
;
7382 static void copy_shadow_to_vmcs12(struct vcpu_vmx
*vmx
)
7385 unsigned long field
;
7387 struct vmcs
*shadow_vmcs
= vmx
->vmcs01
.shadow_vmcs
;
7388 const unsigned long *fields
= shadow_read_write_fields
;
7389 const int num_fields
= max_shadow_read_write_fields
;
7393 vmcs_load(shadow_vmcs
);
7395 for (i
= 0; i
< num_fields
; i
++) {
7397 switch (vmcs_field_type(field
)) {
7398 case VMCS_FIELD_TYPE_U16
:
7399 field_value
= vmcs_read16(field
);
7401 case VMCS_FIELD_TYPE_U32
:
7402 field_value
= vmcs_read32(field
);
7404 case VMCS_FIELD_TYPE_U64
:
7405 field_value
= vmcs_read64(field
);
7407 case VMCS_FIELD_TYPE_NATURAL_WIDTH
:
7408 field_value
= vmcs_readl(field
);
7414 vmcs12_write_any(&vmx
->vcpu
, field
, field_value
);
7417 vmcs_clear(shadow_vmcs
);
7418 vmcs_load(vmx
->loaded_vmcs
->vmcs
);
7423 static void copy_vmcs12_to_shadow(struct vcpu_vmx
*vmx
)
7425 const unsigned long *fields
[] = {
7426 shadow_read_write_fields
,
7427 shadow_read_only_fields
7429 const int max_fields
[] = {
7430 max_shadow_read_write_fields
,
7431 max_shadow_read_only_fields
7434 unsigned long field
;
7435 u64 field_value
= 0;
7436 struct vmcs
*shadow_vmcs
= vmx
->vmcs01
.shadow_vmcs
;
7438 vmcs_load(shadow_vmcs
);
7440 for (q
= 0; q
< ARRAY_SIZE(fields
); q
++) {
7441 for (i
= 0; i
< max_fields
[q
]; i
++) {
7442 field
= fields
[q
][i
];
7443 vmcs12_read_any(&vmx
->vcpu
, field
, &field_value
);
7445 switch (vmcs_field_type(field
)) {
7446 case VMCS_FIELD_TYPE_U16
:
7447 vmcs_write16(field
, (u16
)field_value
);
7449 case VMCS_FIELD_TYPE_U32
:
7450 vmcs_write32(field
, (u32
)field_value
);
7452 case VMCS_FIELD_TYPE_U64
:
7453 vmcs_write64(field
, (u64
)field_value
);
7455 case VMCS_FIELD_TYPE_NATURAL_WIDTH
:
7456 vmcs_writel(field
, (long)field_value
);
7465 vmcs_clear(shadow_vmcs
);
7466 vmcs_load(vmx
->loaded_vmcs
->vmcs
);
7470 * VMX instructions which assume a current vmcs12 (i.e., that VMPTRLD was
7471 * used before) all generate the same failure when it is missing.
7473 static int nested_vmx_check_vmcs12(struct kvm_vcpu
*vcpu
)
7475 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
7476 if (vmx
->nested
.current_vmptr
== -1ull) {
7477 nested_vmx_failInvalid(vcpu
);
7483 static int handle_vmread(struct kvm_vcpu
*vcpu
)
7485 unsigned long field
;
7487 unsigned long exit_qualification
= vmcs_readl(EXIT_QUALIFICATION
);
7488 u32 vmx_instruction_info
= vmcs_read32(VMX_INSTRUCTION_INFO
);
7491 if (!nested_vmx_check_permission(vcpu
))
7494 if (!nested_vmx_check_vmcs12(vcpu
))
7495 return kvm_skip_emulated_instruction(vcpu
);
7497 /* Decode instruction info and find the field to read */
7498 field
= kvm_register_readl(vcpu
, (((vmx_instruction_info
) >> 28) & 0xf));
7499 /* Read the field, zero-extended to a u64 field_value */
7500 if (vmcs12_read_any(vcpu
, field
, &field_value
) < 0) {
7501 nested_vmx_failValid(vcpu
, VMXERR_UNSUPPORTED_VMCS_COMPONENT
);
7502 return kvm_skip_emulated_instruction(vcpu
);
7505 * Now copy part of this value to register or memory, as requested.
7506 * Note that the number of bits actually copied is 32 or 64 depending
7507 * on the guest's mode (32 or 64 bit), not on the given field's length.
7509 if (vmx_instruction_info
& (1u << 10)) {
7510 kvm_register_writel(vcpu
, (((vmx_instruction_info
) >> 3) & 0xf),
7513 if (get_vmx_mem_address(vcpu
, exit_qualification
,
7514 vmx_instruction_info
, true, &gva
))
7516 /* _system ok, as nested_vmx_check_permission verified cpl=0 */
7517 kvm_write_guest_virt_system(&vcpu
->arch
.emulate_ctxt
, gva
,
7518 &field_value
, (is_long_mode(vcpu
) ? 8 : 4), NULL
);
7521 nested_vmx_succeed(vcpu
);
7522 return kvm_skip_emulated_instruction(vcpu
);
7526 static int handle_vmwrite(struct kvm_vcpu
*vcpu
)
7528 unsigned long field
;
7530 unsigned long exit_qualification
= vmcs_readl(EXIT_QUALIFICATION
);
7531 u32 vmx_instruction_info
= vmcs_read32(VMX_INSTRUCTION_INFO
);
7532 /* The value to write might be 32 or 64 bits, depending on L1's long
7533 * mode, and eventually we need to write that into a field of several
7534 * possible lengths. The code below first zero-extends the value to 64
7535 * bit (field_value), and then copies only the appropriate number of
7536 * bits into the vmcs12 field.
7538 u64 field_value
= 0;
7539 struct x86_exception e
;
7541 if (!nested_vmx_check_permission(vcpu
))
7544 if (!nested_vmx_check_vmcs12(vcpu
))
7545 return kvm_skip_emulated_instruction(vcpu
);
7547 if (vmx_instruction_info
& (1u << 10))
7548 field_value
= kvm_register_readl(vcpu
,
7549 (((vmx_instruction_info
) >> 3) & 0xf));
7551 if (get_vmx_mem_address(vcpu
, exit_qualification
,
7552 vmx_instruction_info
, false, &gva
))
7554 if (kvm_read_guest_virt(&vcpu
->arch
.emulate_ctxt
, gva
,
7555 &field_value
, (is_64_bit_mode(vcpu
) ? 8 : 4), &e
)) {
7556 kvm_inject_page_fault(vcpu
, &e
);
7562 field
= kvm_register_readl(vcpu
, (((vmx_instruction_info
) >> 28) & 0xf));
7563 if (vmcs_field_readonly(field
)) {
7564 nested_vmx_failValid(vcpu
,
7565 VMXERR_VMWRITE_READ_ONLY_VMCS_COMPONENT
);
7566 return kvm_skip_emulated_instruction(vcpu
);
7569 if (vmcs12_write_any(vcpu
, field
, field_value
) < 0) {
7570 nested_vmx_failValid(vcpu
, VMXERR_UNSUPPORTED_VMCS_COMPONENT
);
7571 return kvm_skip_emulated_instruction(vcpu
);
7574 nested_vmx_succeed(vcpu
);
7575 return kvm_skip_emulated_instruction(vcpu
);
7578 static void set_current_vmptr(struct vcpu_vmx
*vmx
, gpa_t vmptr
)
7580 vmx
->nested
.current_vmptr
= vmptr
;
7581 if (enable_shadow_vmcs
) {
7582 vmcs_set_bits(SECONDARY_VM_EXEC_CONTROL
,
7583 SECONDARY_EXEC_SHADOW_VMCS
);
7584 vmcs_write64(VMCS_LINK_POINTER
,
7585 __pa(vmx
->vmcs01
.shadow_vmcs
));
7586 vmx
->nested
.sync_shadow_vmcs
= true;
7590 /* Emulate the VMPTRLD instruction */
7591 static int handle_vmptrld(struct kvm_vcpu
*vcpu
)
7593 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
7596 if (!nested_vmx_check_permission(vcpu
))
7599 if (nested_vmx_check_vmptr(vcpu
, EXIT_REASON_VMPTRLD
, &vmptr
))
7602 if (vmx
->nested
.current_vmptr
!= vmptr
) {
7603 struct vmcs12
*new_vmcs12
;
7605 page
= nested_get_page(vcpu
, vmptr
);
7607 nested_vmx_failInvalid(vcpu
);
7608 return kvm_skip_emulated_instruction(vcpu
);
7610 new_vmcs12
= kmap(page
);
7611 if (new_vmcs12
->revision_id
!= VMCS12_REVISION
) {
7613 nested_release_page_clean(page
);
7614 nested_vmx_failValid(vcpu
,
7615 VMXERR_VMPTRLD_INCORRECT_VMCS_REVISION_ID
);
7616 return kvm_skip_emulated_instruction(vcpu
);
7619 nested_release_vmcs12(vmx
);
7620 vmx
->nested
.current_vmcs12
= new_vmcs12
;
7621 vmx
->nested
.current_vmcs12_page
= page
;
7623 * Load VMCS12 from guest memory since it is not already
7626 memcpy(vmx
->nested
.cached_vmcs12
,
7627 vmx
->nested
.current_vmcs12
, VMCS12_SIZE
);
7628 set_current_vmptr(vmx
, vmptr
);
7631 nested_vmx_succeed(vcpu
);
7632 return kvm_skip_emulated_instruction(vcpu
);
7635 /* Emulate the VMPTRST instruction */
7636 static int handle_vmptrst(struct kvm_vcpu
*vcpu
)
7638 unsigned long exit_qualification
= vmcs_readl(EXIT_QUALIFICATION
);
7639 u32 vmx_instruction_info
= vmcs_read32(VMX_INSTRUCTION_INFO
);
7641 struct x86_exception e
;
7643 if (!nested_vmx_check_permission(vcpu
))
7646 if (get_vmx_mem_address(vcpu
, exit_qualification
,
7647 vmx_instruction_info
, true, &vmcs_gva
))
7649 /* ok to use *_system, as nested_vmx_check_permission verified cpl=0 */
7650 if (kvm_write_guest_virt_system(&vcpu
->arch
.emulate_ctxt
, vmcs_gva
,
7651 (void *)&to_vmx(vcpu
)->nested
.current_vmptr
,
7653 kvm_inject_page_fault(vcpu
, &e
);
7656 nested_vmx_succeed(vcpu
);
7657 return kvm_skip_emulated_instruction(vcpu
);
7660 /* Emulate the INVEPT instruction */
7661 static int handle_invept(struct kvm_vcpu
*vcpu
)
7663 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
7664 u32 vmx_instruction_info
, types
;
7667 struct x86_exception e
;
7672 if (!(vmx
->nested
.nested_vmx_secondary_ctls_high
&
7673 SECONDARY_EXEC_ENABLE_EPT
) ||
7674 !(vmx
->nested
.nested_vmx_ept_caps
& VMX_EPT_INVEPT_BIT
)) {
7675 kvm_queue_exception(vcpu
, UD_VECTOR
);
7679 if (!nested_vmx_check_permission(vcpu
))
7682 if (!kvm_read_cr0_bits(vcpu
, X86_CR0_PE
)) {
7683 kvm_queue_exception(vcpu
, UD_VECTOR
);
7687 vmx_instruction_info
= vmcs_read32(VMX_INSTRUCTION_INFO
);
7688 type
= kvm_register_readl(vcpu
, (vmx_instruction_info
>> 28) & 0xf);
7690 types
= (vmx
->nested
.nested_vmx_ept_caps
>> VMX_EPT_EXTENT_SHIFT
) & 6;
7692 if (type
>= 32 || !(types
& (1 << type
))) {
7693 nested_vmx_failValid(vcpu
,
7694 VMXERR_INVALID_OPERAND_TO_INVEPT_INVVPID
);
7695 return kvm_skip_emulated_instruction(vcpu
);
7698 /* According to the Intel VMX instruction reference, the memory
7699 * operand is read even if it isn't needed (e.g., for type==global)
7701 if (get_vmx_mem_address(vcpu
, vmcs_readl(EXIT_QUALIFICATION
),
7702 vmx_instruction_info
, false, &gva
))
7704 if (kvm_read_guest_virt(&vcpu
->arch
.emulate_ctxt
, gva
, &operand
,
7705 sizeof(operand
), &e
)) {
7706 kvm_inject_page_fault(vcpu
, &e
);
7711 case VMX_EPT_EXTENT_GLOBAL
:
7713 * TODO: track mappings and invalidate
7714 * single context requests appropriately
7716 case VMX_EPT_EXTENT_CONTEXT
:
7717 kvm_mmu_sync_roots(vcpu
);
7718 kvm_make_request(KVM_REQ_TLB_FLUSH
, vcpu
);
7719 nested_vmx_succeed(vcpu
);
7726 return kvm_skip_emulated_instruction(vcpu
);
7729 static int handle_invvpid(struct kvm_vcpu
*vcpu
)
7731 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
7732 u32 vmx_instruction_info
;
7733 unsigned long type
, types
;
7735 struct x86_exception e
;
7738 if (!(vmx
->nested
.nested_vmx_secondary_ctls_high
&
7739 SECONDARY_EXEC_ENABLE_VPID
) ||
7740 !(vmx
->nested
.nested_vmx_vpid_caps
& VMX_VPID_INVVPID_BIT
)) {
7741 kvm_queue_exception(vcpu
, UD_VECTOR
);
7745 if (!nested_vmx_check_permission(vcpu
))
7748 vmx_instruction_info
= vmcs_read32(VMX_INSTRUCTION_INFO
);
7749 type
= kvm_register_readl(vcpu
, (vmx_instruction_info
>> 28) & 0xf);
7751 types
= (vmx
->nested
.nested_vmx_vpid_caps
&
7752 VMX_VPID_EXTENT_SUPPORTED_MASK
) >> 8;
7754 if (type
>= 32 || !(types
& (1 << type
))) {
7755 nested_vmx_failValid(vcpu
,
7756 VMXERR_INVALID_OPERAND_TO_INVEPT_INVVPID
);
7757 return kvm_skip_emulated_instruction(vcpu
);
7760 /* according to the intel vmx instruction reference, the memory
7761 * operand is read even if it isn't needed (e.g., for type==global)
7763 if (get_vmx_mem_address(vcpu
, vmcs_readl(EXIT_QUALIFICATION
),
7764 vmx_instruction_info
, false, &gva
))
7766 if (kvm_read_guest_virt(&vcpu
->arch
.emulate_ctxt
, gva
, &vpid
,
7768 kvm_inject_page_fault(vcpu
, &e
);
7773 case VMX_VPID_EXTENT_INDIVIDUAL_ADDR
:
7774 case VMX_VPID_EXTENT_SINGLE_CONTEXT
:
7775 case VMX_VPID_EXTENT_SINGLE_NON_GLOBAL
:
7777 nested_vmx_failValid(vcpu
,
7778 VMXERR_INVALID_OPERAND_TO_INVEPT_INVVPID
);
7779 return kvm_skip_emulated_instruction(vcpu
);
7782 case VMX_VPID_EXTENT_ALL_CONTEXT
:
7786 return kvm_skip_emulated_instruction(vcpu
);
7789 __vmx_flush_tlb(vcpu
, vmx
->nested
.vpid02
);
7790 nested_vmx_succeed(vcpu
);
7792 return kvm_skip_emulated_instruction(vcpu
);
7795 static int handle_pml_full(struct kvm_vcpu
*vcpu
)
7797 unsigned long exit_qualification
;
7799 trace_kvm_pml_full(vcpu
->vcpu_id
);
7801 exit_qualification
= vmcs_readl(EXIT_QUALIFICATION
);
7804 * PML buffer FULL happened while executing iret from NMI,
7805 * "blocked by NMI" bit has to be set before next VM entry.
7807 if (!(to_vmx(vcpu
)->idt_vectoring_info
& VECTORING_INFO_VALID_MASK
) &&
7808 cpu_has_virtual_nmis() &&
7809 (exit_qualification
& INTR_INFO_UNBLOCK_NMI
))
7810 vmcs_set_bits(GUEST_INTERRUPTIBILITY_INFO
,
7811 GUEST_INTR_STATE_NMI
);
7814 * PML buffer already flushed at beginning of VMEXIT. Nothing to do
7815 * here.., and there's no userspace involvement needed for PML.
7820 static int handle_preemption_timer(struct kvm_vcpu
*vcpu
)
7822 kvm_lapic_expired_hv_timer(vcpu
);
7827 * The exit handlers return 1 if the exit was handled fully and guest execution
7828 * may resume. Otherwise they set the kvm_run parameter to indicate what needs
7829 * to be done to userspace and return 0.
7831 static int (*const kvm_vmx_exit_handlers
[])(struct kvm_vcpu
*vcpu
) = {
7832 [EXIT_REASON_EXCEPTION_NMI
] = handle_exception
,
7833 [EXIT_REASON_EXTERNAL_INTERRUPT
] = handle_external_interrupt
,
7834 [EXIT_REASON_TRIPLE_FAULT
] = handle_triple_fault
,
7835 [EXIT_REASON_NMI_WINDOW
] = handle_nmi_window
,
7836 [EXIT_REASON_IO_INSTRUCTION
] = handle_io
,
7837 [EXIT_REASON_CR_ACCESS
] = handle_cr
,
7838 [EXIT_REASON_DR_ACCESS
] = handle_dr
,
7839 [EXIT_REASON_CPUID
] = handle_cpuid
,
7840 [EXIT_REASON_MSR_READ
] = handle_rdmsr
,
7841 [EXIT_REASON_MSR_WRITE
] = handle_wrmsr
,
7842 [EXIT_REASON_PENDING_INTERRUPT
] = handle_interrupt_window
,
7843 [EXIT_REASON_HLT
] = handle_halt
,
7844 [EXIT_REASON_INVD
] = handle_invd
,
7845 [EXIT_REASON_INVLPG
] = handle_invlpg
,
7846 [EXIT_REASON_RDPMC
] = handle_rdpmc
,
7847 [EXIT_REASON_VMCALL
] = handle_vmcall
,
7848 [EXIT_REASON_VMCLEAR
] = handle_vmclear
,
7849 [EXIT_REASON_VMLAUNCH
] = handle_vmlaunch
,
7850 [EXIT_REASON_VMPTRLD
] = handle_vmptrld
,
7851 [EXIT_REASON_VMPTRST
] = handle_vmptrst
,
7852 [EXIT_REASON_VMREAD
] = handle_vmread
,
7853 [EXIT_REASON_VMRESUME
] = handle_vmresume
,
7854 [EXIT_REASON_VMWRITE
] = handle_vmwrite
,
7855 [EXIT_REASON_VMOFF
] = handle_vmoff
,
7856 [EXIT_REASON_VMON
] = handle_vmon
,
7857 [EXIT_REASON_TPR_BELOW_THRESHOLD
] = handle_tpr_below_threshold
,
7858 [EXIT_REASON_APIC_ACCESS
] = handle_apic_access
,
7859 [EXIT_REASON_APIC_WRITE
] = handle_apic_write
,
7860 [EXIT_REASON_EOI_INDUCED
] = handle_apic_eoi_induced
,
7861 [EXIT_REASON_WBINVD
] = handle_wbinvd
,
7862 [EXIT_REASON_XSETBV
] = handle_xsetbv
,
7863 [EXIT_REASON_TASK_SWITCH
] = handle_task_switch
,
7864 [EXIT_REASON_MCE_DURING_VMENTRY
] = handle_machine_check
,
7865 [EXIT_REASON_EPT_VIOLATION
] = handle_ept_violation
,
7866 [EXIT_REASON_EPT_MISCONFIG
] = handle_ept_misconfig
,
7867 [EXIT_REASON_PAUSE_INSTRUCTION
] = handle_pause
,
7868 [EXIT_REASON_MWAIT_INSTRUCTION
] = handle_mwait
,
7869 [EXIT_REASON_MONITOR_TRAP_FLAG
] = handle_monitor_trap
,
7870 [EXIT_REASON_MONITOR_INSTRUCTION
] = handle_monitor
,
7871 [EXIT_REASON_INVEPT
] = handle_invept
,
7872 [EXIT_REASON_INVVPID
] = handle_invvpid
,
7873 [EXIT_REASON_XSAVES
] = handle_xsaves
,
7874 [EXIT_REASON_XRSTORS
] = handle_xrstors
,
7875 [EXIT_REASON_PML_FULL
] = handle_pml_full
,
7876 [EXIT_REASON_PREEMPTION_TIMER
] = handle_preemption_timer
,
7879 static const int kvm_vmx_max_exit_handlers
=
7880 ARRAY_SIZE(kvm_vmx_exit_handlers
);
7882 static bool nested_vmx_exit_handled_io(struct kvm_vcpu
*vcpu
,
7883 struct vmcs12
*vmcs12
)
7885 unsigned long exit_qualification
;
7886 gpa_t bitmap
, last_bitmap
;
7891 if (!nested_cpu_has(vmcs12
, CPU_BASED_USE_IO_BITMAPS
))
7892 return nested_cpu_has(vmcs12
, CPU_BASED_UNCOND_IO_EXITING
);
7894 exit_qualification
= vmcs_readl(EXIT_QUALIFICATION
);
7896 port
= exit_qualification
>> 16;
7897 size
= (exit_qualification
& 7) + 1;
7899 last_bitmap
= (gpa_t
)-1;
7904 bitmap
= vmcs12
->io_bitmap_a
;
7905 else if (port
< 0x10000)
7906 bitmap
= vmcs12
->io_bitmap_b
;
7909 bitmap
+= (port
& 0x7fff) / 8;
7911 if (last_bitmap
!= bitmap
)
7912 if (kvm_vcpu_read_guest(vcpu
, bitmap
, &b
, 1))
7914 if (b
& (1 << (port
& 7)))
7919 last_bitmap
= bitmap
;
7926 * Return 1 if we should exit from L2 to L1 to handle an MSR access access,
7927 * rather than handle it ourselves in L0. I.e., check whether L1 expressed
7928 * disinterest in the current event (read or write a specific MSR) by using an
7929 * MSR bitmap. This may be the case even when L0 doesn't use MSR bitmaps.
7931 static bool nested_vmx_exit_handled_msr(struct kvm_vcpu
*vcpu
,
7932 struct vmcs12
*vmcs12
, u32 exit_reason
)
7934 u32 msr_index
= vcpu
->arch
.regs
[VCPU_REGS_RCX
];
7937 if (!nested_cpu_has(vmcs12
, CPU_BASED_USE_MSR_BITMAPS
))
7941 * The MSR_BITMAP page is divided into four 1024-byte bitmaps,
7942 * for the four combinations of read/write and low/high MSR numbers.
7943 * First we need to figure out which of the four to use:
7945 bitmap
= vmcs12
->msr_bitmap
;
7946 if (exit_reason
== EXIT_REASON_MSR_WRITE
)
7948 if (msr_index
>= 0xc0000000) {
7949 msr_index
-= 0xc0000000;
7953 /* Then read the msr_index'th bit from this bitmap: */
7954 if (msr_index
< 1024*8) {
7956 if (kvm_vcpu_read_guest(vcpu
, bitmap
+ msr_index
/8, &b
, 1))
7958 return 1 & (b
>> (msr_index
& 7));
7960 return true; /* let L1 handle the wrong parameter */
7964 * Return 1 if we should exit from L2 to L1 to handle a CR access exit,
7965 * rather than handle it ourselves in L0. I.e., check if L1 wanted to
7966 * intercept (via guest_host_mask etc.) the current event.
7968 static bool nested_vmx_exit_handled_cr(struct kvm_vcpu
*vcpu
,
7969 struct vmcs12
*vmcs12
)
7971 unsigned long exit_qualification
= vmcs_readl(EXIT_QUALIFICATION
);
7972 int cr
= exit_qualification
& 15;
7973 int reg
= (exit_qualification
>> 8) & 15;
7974 unsigned long val
= kvm_register_readl(vcpu
, reg
);
7976 switch ((exit_qualification
>> 4) & 3) {
7977 case 0: /* mov to cr */
7980 if (vmcs12
->cr0_guest_host_mask
&
7981 (val
^ vmcs12
->cr0_read_shadow
))
7985 if ((vmcs12
->cr3_target_count
>= 1 &&
7986 vmcs12
->cr3_target_value0
== val
) ||
7987 (vmcs12
->cr3_target_count
>= 2 &&
7988 vmcs12
->cr3_target_value1
== val
) ||
7989 (vmcs12
->cr3_target_count
>= 3 &&
7990 vmcs12
->cr3_target_value2
== val
) ||
7991 (vmcs12
->cr3_target_count
>= 4 &&
7992 vmcs12
->cr3_target_value3
== val
))
7994 if (nested_cpu_has(vmcs12
, CPU_BASED_CR3_LOAD_EXITING
))
7998 if (vmcs12
->cr4_guest_host_mask
&
7999 (vmcs12
->cr4_read_shadow
^ val
))
8003 if (nested_cpu_has(vmcs12
, CPU_BASED_CR8_LOAD_EXITING
))
8009 if ((vmcs12
->cr0_guest_host_mask
& X86_CR0_TS
) &&
8010 (vmcs12
->cr0_read_shadow
& X86_CR0_TS
))
8013 case 1: /* mov from cr */
8016 if (vmcs12
->cpu_based_vm_exec_control
&
8017 CPU_BASED_CR3_STORE_EXITING
)
8021 if (vmcs12
->cpu_based_vm_exec_control
&
8022 CPU_BASED_CR8_STORE_EXITING
)
8029 * lmsw can change bits 1..3 of cr0, and only set bit 0 of
8030 * cr0. Other attempted changes are ignored, with no exit.
8032 if (vmcs12
->cr0_guest_host_mask
& 0xe &
8033 (val
^ vmcs12
->cr0_read_shadow
))
8035 if ((vmcs12
->cr0_guest_host_mask
& 0x1) &&
8036 !(vmcs12
->cr0_read_shadow
& 0x1) &&
8045 * Return 1 if we should exit from L2 to L1 to handle an exit, or 0 if we
8046 * should handle it ourselves in L0 (and then continue L2). Only call this
8047 * when in is_guest_mode (L2).
8049 static bool nested_vmx_exit_handled(struct kvm_vcpu
*vcpu
)
8051 u32 intr_info
= vmcs_read32(VM_EXIT_INTR_INFO
);
8052 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
8053 struct vmcs12
*vmcs12
= get_vmcs12(vcpu
);
8054 u32 exit_reason
= vmx
->exit_reason
;
8056 trace_kvm_nested_vmexit(kvm_rip_read(vcpu
), exit_reason
,
8057 vmcs_readl(EXIT_QUALIFICATION
),
8058 vmx
->idt_vectoring_info
,
8060 vmcs_read32(VM_EXIT_INTR_ERROR_CODE
),
8063 if (vmx
->nested
.nested_run_pending
)
8066 if (unlikely(vmx
->fail
)) {
8067 pr_info_ratelimited("%s failed vm entry %x\n", __func__
,
8068 vmcs_read32(VM_INSTRUCTION_ERROR
));
8072 switch (exit_reason
) {
8073 case EXIT_REASON_EXCEPTION_NMI
:
8074 if (is_nmi(intr_info
))
8076 else if (is_page_fault(intr_info
))
8078 else if (is_no_device(intr_info
) &&
8079 !(vmcs12
->guest_cr0
& X86_CR0_TS
))
8081 else if (is_debug(intr_info
) &&
8083 (KVM_GUESTDBG_SINGLESTEP
| KVM_GUESTDBG_USE_HW_BP
))
8085 else if (is_breakpoint(intr_info
) &&
8086 vcpu
->guest_debug
& KVM_GUESTDBG_USE_SW_BP
)
8088 return vmcs12
->exception_bitmap
&
8089 (1u << (intr_info
& INTR_INFO_VECTOR_MASK
));
8090 case EXIT_REASON_EXTERNAL_INTERRUPT
:
8092 case EXIT_REASON_TRIPLE_FAULT
:
8094 case EXIT_REASON_PENDING_INTERRUPT
:
8095 return nested_cpu_has(vmcs12
, CPU_BASED_VIRTUAL_INTR_PENDING
);
8096 case EXIT_REASON_NMI_WINDOW
:
8097 return nested_cpu_has(vmcs12
, CPU_BASED_VIRTUAL_NMI_PENDING
);
8098 case EXIT_REASON_TASK_SWITCH
:
8100 case EXIT_REASON_CPUID
:
8102 case EXIT_REASON_HLT
:
8103 return nested_cpu_has(vmcs12
, CPU_BASED_HLT_EXITING
);
8104 case EXIT_REASON_INVD
:
8106 case EXIT_REASON_INVLPG
:
8107 return nested_cpu_has(vmcs12
, CPU_BASED_INVLPG_EXITING
);
8108 case EXIT_REASON_RDPMC
:
8109 return nested_cpu_has(vmcs12
, CPU_BASED_RDPMC_EXITING
);
8110 case EXIT_REASON_RDTSC
: case EXIT_REASON_RDTSCP
:
8111 return nested_cpu_has(vmcs12
, CPU_BASED_RDTSC_EXITING
);
8112 case EXIT_REASON_VMCALL
: case EXIT_REASON_VMCLEAR
:
8113 case EXIT_REASON_VMLAUNCH
: case EXIT_REASON_VMPTRLD
:
8114 case EXIT_REASON_VMPTRST
: case EXIT_REASON_VMREAD
:
8115 case EXIT_REASON_VMRESUME
: case EXIT_REASON_VMWRITE
:
8116 case EXIT_REASON_VMOFF
: case EXIT_REASON_VMON
:
8117 case EXIT_REASON_INVEPT
: case EXIT_REASON_INVVPID
:
8119 * VMX instructions trap unconditionally. This allows L1 to
8120 * emulate them for its L2 guest, i.e., allows 3-level nesting!
8123 case EXIT_REASON_CR_ACCESS
:
8124 return nested_vmx_exit_handled_cr(vcpu
, vmcs12
);
8125 case EXIT_REASON_DR_ACCESS
:
8126 return nested_cpu_has(vmcs12
, CPU_BASED_MOV_DR_EXITING
);
8127 case EXIT_REASON_IO_INSTRUCTION
:
8128 return nested_vmx_exit_handled_io(vcpu
, vmcs12
);
8129 case EXIT_REASON_GDTR_IDTR
: case EXIT_REASON_LDTR_TR
:
8130 return nested_cpu_has2(vmcs12
, SECONDARY_EXEC_DESC
);
8131 case EXIT_REASON_MSR_READ
:
8132 case EXIT_REASON_MSR_WRITE
:
8133 return nested_vmx_exit_handled_msr(vcpu
, vmcs12
, exit_reason
);
8134 case EXIT_REASON_INVALID_STATE
:
8136 case EXIT_REASON_MWAIT_INSTRUCTION
:
8137 return nested_cpu_has(vmcs12
, CPU_BASED_MWAIT_EXITING
);
8138 case EXIT_REASON_MONITOR_TRAP_FLAG
:
8139 return nested_cpu_has(vmcs12
, CPU_BASED_MONITOR_TRAP_FLAG
);
8140 case EXIT_REASON_MONITOR_INSTRUCTION
:
8141 return nested_cpu_has(vmcs12
, CPU_BASED_MONITOR_EXITING
);
8142 case EXIT_REASON_PAUSE_INSTRUCTION
:
8143 return nested_cpu_has(vmcs12
, CPU_BASED_PAUSE_EXITING
) ||
8144 nested_cpu_has2(vmcs12
,
8145 SECONDARY_EXEC_PAUSE_LOOP_EXITING
);
8146 case EXIT_REASON_MCE_DURING_VMENTRY
:
8148 case EXIT_REASON_TPR_BELOW_THRESHOLD
:
8149 return nested_cpu_has(vmcs12
, CPU_BASED_TPR_SHADOW
);
8150 case EXIT_REASON_APIC_ACCESS
:
8151 return nested_cpu_has2(vmcs12
,
8152 SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES
);
8153 case EXIT_REASON_APIC_WRITE
:
8154 case EXIT_REASON_EOI_INDUCED
:
8155 /* apic_write and eoi_induced should exit unconditionally. */
8157 case EXIT_REASON_EPT_VIOLATION
:
8159 * L0 always deals with the EPT violation. If nested EPT is
8160 * used, and the nested mmu code discovers that the address is
8161 * missing in the guest EPT table (EPT12), the EPT violation
8162 * will be injected with nested_ept_inject_page_fault()
8165 case EXIT_REASON_EPT_MISCONFIG
:
8167 * L2 never uses directly L1's EPT, but rather L0's own EPT
8168 * table (shadow on EPT) or a merged EPT table that L0 built
8169 * (EPT on EPT). So any problems with the structure of the
8170 * table is L0's fault.
8173 case EXIT_REASON_WBINVD
:
8174 return nested_cpu_has2(vmcs12
, SECONDARY_EXEC_WBINVD_EXITING
);
8175 case EXIT_REASON_XSETBV
:
8177 case EXIT_REASON_XSAVES
: case EXIT_REASON_XRSTORS
:
8179 * This should never happen, since it is not possible to
8180 * set XSS to a non-zero value---neither in L1 nor in L2.
8181 * If if it were, XSS would have to be checked against
8182 * the XSS exit bitmap in vmcs12.
8184 return nested_cpu_has2(vmcs12
, SECONDARY_EXEC_XSAVES
);
8185 case EXIT_REASON_PREEMPTION_TIMER
:
8192 static void vmx_get_exit_info(struct kvm_vcpu
*vcpu
, u64
*info1
, u64
*info2
)
8194 *info1
= vmcs_readl(EXIT_QUALIFICATION
);
8195 *info2
= vmcs_read32(VM_EXIT_INTR_INFO
);
8198 static void vmx_destroy_pml_buffer(struct vcpu_vmx
*vmx
)
8201 __free_page(vmx
->pml_pg
);
8206 static void vmx_flush_pml_buffer(struct kvm_vcpu
*vcpu
)
8208 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
8212 pml_idx
= vmcs_read16(GUEST_PML_INDEX
);
8214 /* Do nothing if PML buffer is empty */
8215 if (pml_idx
== (PML_ENTITY_NUM
- 1))
8218 /* PML index always points to next available PML buffer entity */
8219 if (pml_idx
>= PML_ENTITY_NUM
)
8224 pml_buf
= page_address(vmx
->pml_pg
);
8225 for (; pml_idx
< PML_ENTITY_NUM
; pml_idx
++) {
8228 gpa
= pml_buf
[pml_idx
];
8229 WARN_ON(gpa
& (PAGE_SIZE
- 1));
8230 kvm_vcpu_mark_page_dirty(vcpu
, gpa
>> PAGE_SHIFT
);
8233 /* reset PML index */
8234 vmcs_write16(GUEST_PML_INDEX
, PML_ENTITY_NUM
- 1);
8238 * Flush all vcpus' PML buffer and update logged GPAs to dirty_bitmap.
8239 * Called before reporting dirty_bitmap to userspace.
8241 static void kvm_flush_pml_buffers(struct kvm
*kvm
)
8244 struct kvm_vcpu
*vcpu
;
8246 * We only need to kick vcpu out of guest mode here, as PML buffer
8247 * is flushed at beginning of all VMEXITs, and it's obvious that only
8248 * vcpus running in guest are possible to have unflushed GPAs in PML
8251 kvm_for_each_vcpu(i
, vcpu
, kvm
)
8252 kvm_vcpu_kick(vcpu
);
8255 static void vmx_dump_sel(char *name
, uint32_t sel
)
8257 pr_err("%s sel=0x%04x, attr=0x%05x, limit=0x%08x, base=0x%016lx\n",
8258 name
, vmcs_read16(sel
),
8259 vmcs_read32(sel
+ GUEST_ES_AR_BYTES
- GUEST_ES_SELECTOR
),
8260 vmcs_read32(sel
+ GUEST_ES_LIMIT
- GUEST_ES_SELECTOR
),
8261 vmcs_readl(sel
+ GUEST_ES_BASE
- GUEST_ES_SELECTOR
));
8264 static void vmx_dump_dtsel(char *name
, uint32_t limit
)
8266 pr_err("%s limit=0x%08x, base=0x%016lx\n",
8267 name
, vmcs_read32(limit
),
8268 vmcs_readl(limit
+ GUEST_GDTR_BASE
- GUEST_GDTR_LIMIT
));
8271 static void dump_vmcs(void)
8273 u32 vmentry_ctl
= vmcs_read32(VM_ENTRY_CONTROLS
);
8274 u32 vmexit_ctl
= vmcs_read32(VM_EXIT_CONTROLS
);
8275 u32 cpu_based_exec_ctrl
= vmcs_read32(CPU_BASED_VM_EXEC_CONTROL
);
8276 u32 pin_based_exec_ctrl
= vmcs_read32(PIN_BASED_VM_EXEC_CONTROL
);
8277 u32 secondary_exec_control
= 0;
8278 unsigned long cr4
= vmcs_readl(GUEST_CR4
);
8279 u64 efer
= vmcs_read64(GUEST_IA32_EFER
);
8282 if (cpu_has_secondary_exec_ctrls())
8283 secondary_exec_control
= vmcs_read32(SECONDARY_VM_EXEC_CONTROL
);
8285 pr_err("*** Guest State ***\n");
8286 pr_err("CR0: actual=0x%016lx, shadow=0x%016lx, gh_mask=%016lx\n",
8287 vmcs_readl(GUEST_CR0
), vmcs_readl(CR0_READ_SHADOW
),
8288 vmcs_readl(CR0_GUEST_HOST_MASK
));
8289 pr_err("CR4: actual=0x%016lx, shadow=0x%016lx, gh_mask=%016lx\n",
8290 cr4
, vmcs_readl(CR4_READ_SHADOW
), vmcs_readl(CR4_GUEST_HOST_MASK
));
8291 pr_err("CR3 = 0x%016lx\n", vmcs_readl(GUEST_CR3
));
8292 if ((secondary_exec_control
& SECONDARY_EXEC_ENABLE_EPT
) &&
8293 (cr4
& X86_CR4_PAE
) && !(efer
& EFER_LMA
))
8295 pr_err("PDPTR0 = 0x%016llx PDPTR1 = 0x%016llx\n",
8296 vmcs_read64(GUEST_PDPTR0
), vmcs_read64(GUEST_PDPTR1
));
8297 pr_err("PDPTR2 = 0x%016llx PDPTR3 = 0x%016llx\n",
8298 vmcs_read64(GUEST_PDPTR2
), vmcs_read64(GUEST_PDPTR3
));
8300 pr_err("RSP = 0x%016lx RIP = 0x%016lx\n",
8301 vmcs_readl(GUEST_RSP
), vmcs_readl(GUEST_RIP
));
8302 pr_err("RFLAGS=0x%08lx DR7 = 0x%016lx\n",
8303 vmcs_readl(GUEST_RFLAGS
), vmcs_readl(GUEST_DR7
));
8304 pr_err("Sysenter RSP=%016lx CS:RIP=%04x:%016lx\n",
8305 vmcs_readl(GUEST_SYSENTER_ESP
),
8306 vmcs_read32(GUEST_SYSENTER_CS
), vmcs_readl(GUEST_SYSENTER_EIP
));
8307 vmx_dump_sel("CS: ", GUEST_CS_SELECTOR
);
8308 vmx_dump_sel("DS: ", GUEST_DS_SELECTOR
);
8309 vmx_dump_sel("SS: ", GUEST_SS_SELECTOR
);
8310 vmx_dump_sel("ES: ", GUEST_ES_SELECTOR
);
8311 vmx_dump_sel("FS: ", GUEST_FS_SELECTOR
);
8312 vmx_dump_sel("GS: ", GUEST_GS_SELECTOR
);
8313 vmx_dump_dtsel("GDTR:", GUEST_GDTR_LIMIT
);
8314 vmx_dump_sel("LDTR:", GUEST_LDTR_SELECTOR
);
8315 vmx_dump_dtsel("IDTR:", GUEST_IDTR_LIMIT
);
8316 vmx_dump_sel("TR: ", GUEST_TR_SELECTOR
);
8317 if ((vmexit_ctl
& (VM_EXIT_SAVE_IA32_PAT
| VM_EXIT_SAVE_IA32_EFER
)) ||
8318 (vmentry_ctl
& (VM_ENTRY_LOAD_IA32_PAT
| VM_ENTRY_LOAD_IA32_EFER
)))
8319 pr_err("EFER = 0x%016llx PAT = 0x%016llx\n",
8320 efer
, vmcs_read64(GUEST_IA32_PAT
));
8321 pr_err("DebugCtl = 0x%016llx DebugExceptions = 0x%016lx\n",
8322 vmcs_read64(GUEST_IA32_DEBUGCTL
),
8323 vmcs_readl(GUEST_PENDING_DBG_EXCEPTIONS
));
8324 if (vmentry_ctl
& VM_ENTRY_LOAD_IA32_PERF_GLOBAL_CTRL
)
8325 pr_err("PerfGlobCtl = 0x%016llx\n",
8326 vmcs_read64(GUEST_IA32_PERF_GLOBAL_CTRL
));
8327 if (vmentry_ctl
& VM_ENTRY_LOAD_BNDCFGS
)
8328 pr_err("BndCfgS = 0x%016llx\n", vmcs_read64(GUEST_BNDCFGS
));
8329 pr_err("Interruptibility = %08x ActivityState = %08x\n",
8330 vmcs_read32(GUEST_INTERRUPTIBILITY_INFO
),
8331 vmcs_read32(GUEST_ACTIVITY_STATE
));
8332 if (secondary_exec_control
& SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY
)
8333 pr_err("InterruptStatus = %04x\n",
8334 vmcs_read16(GUEST_INTR_STATUS
));
8336 pr_err("*** Host State ***\n");
8337 pr_err("RIP = 0x%016lx RSP = 0x%016lx\n",
8338 vmcs_readl(HOST_RIP
), vmcs_readl(HOST_RSP
));
8339 pr_err("CS=%04x SS=%04x DS=%04x ES=%04x FS=%04x GS=%04x TR=%04x\n",
8340 vmcs_read16(HOST_CS_SELECTOR
), vmcs_read16(HOST_SS_SELECTOR
),
8341 vmcs_read16(HOST_DS_SELECTOR
), vmcs_read16(HOST_ES_SELECTOR
),
8342 vmcs_read16(HOST_FS_SELECTOR
), vmcs_read16(HOST_GS_SELECTOR
),
8343 vmcs_read16(HOST_TR_SELECTOR
));
8344 pr_err("FSBase=%016lx GSBase=%016lx TRBase=%016lx\n",
8345 vmcs_readl(HOST_FS_BASE
), vmcs_readl(HOST_GS_BASE
),
8346 vmcs_readl(HOST_TR_BASE
));
8347 pr_err("GDTBase=%016lx IDTBase=%016lx\n",
8348 vmcs_readl(HOST_GDTR_BASE
), vmcs_readl(HOST_IDTR_BASE
));
8349 pr_err("CR0=%016lx CR3=%016lx CR4=%016lx\n",
8350 vmcs_readl(HOST_CR0
), vmcs_readl(HOST_CR3
),
8351 vmcs_readl(HOST_CR4
));
8352 pr_err("Sysenter RSP=%016lx CS:RIP=%04x:%016lx\n",
8353 vmcs_readl(HOST_IA32_SYSENTER_ESP
),
8354 vmcs_read32(HOST_IA32_SYSENTER_CS
),
8355 vmcs_readl(HOST_IA32_SYSENTER_EIP
));
8356 if (vmexit_ctl
& (VM_EXIT_LOAD_IA32_PAT
| VM_EXIT_LOAD_IA32_EFER
))
8357 pr_err("EFER = 0x%016llx PAT = 0x%016llx\n",
8358 vmcs_read64(HOST_IA32_EFER
),
8359 vmcs_read64(HOST_IA32_PAT
));
8360 if (vmexit_ctl
& VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL
)
8361 pr_err("PerfGlobCtl = 0x%016llx\n",
8362 vmcs_read64(HOST_IA32_PERF_GLOBAL_CTRL
));
8364 pr_err("*** Control State ***\n");
8365 pr_err("PinBased=%08x CPUBased=%08x SecondaryExec=%08x\n",
8366 pin_based_exec_ctrl
, cpu_based_exec_ctrl
, secondary_exec_control
);
8367 pr_err("EntryControls=%08x ExitControls=%08x\n", vmentry_ctl
, vmexit_ctl
);
8368 pr_err("ExceptionBitmap=%08x PFECmask=%08x PFECmatch=%08x\n",
8369 vmcs_read32(EXCEPTION_BITMAP
),
8370 vmcs_read32(PAGE_FAULT_ERROR_CODE_MASK
),
8371 vmcs_read32(PAGE_FAULT_ERROR_CODE_MATCH
));
8372 pr_err("VMEntry: intr_info=%08x errcode=%08x ilen=%08x\n",
8373 vmcs_read32(VM_ENTRY_INTR_INFO_FIELD
),
8374 vmcs_read32(VM_ENTRY_EXCEPTION_ERROR_CODE
),
8375 vmcs_read32(VM_ENTRY_INSTRUCTION_LEN
));
8376 pr_err("VMExit: intr_info=%08x errcode=%08x ilen=%08x\n",
8377 vmcs_read32(VM_EXIT_INTR_INFO
),
8378 vmcs_read32(VM_EXIT_INTR_ERROR_CODE
),
8379 vmcs_read32(VM_EXIT_INSTRUCTION_LEN
));
8380 pr_err(" reason=%08x qualification=%016lx\n",
8381 vmcs_read32(VM_EXIT_REASON
), vmcs_readl(EXIT_QUALIFICATION
));
8382 pr_err("IDTVectoring: info=%08x errcode=%08x\n",
8383 vmcs_read32(IDT_VECTORING_INFO_FIELD
),
8384 vmcs_read32(IDT_VECTORING_ERROR_CODE
));
8385 pr_err("TSC Offset = 0x%016llx\n", vmcs_read64(TSC_OFFSET
));
8386 if (secondary_exec_control
& SECONDARY_EXEC_TSC_SCALING
)
8387 pr_err("TSC Multiplier = 0x%016llx\n",
8388 vmcs_read64(TSC_MULTIPLIER
));
8389 if (cpu_based_exec_ctrl
& CPU_BASED_TPR_SHADOW
)
8390 pr_err("TPR Threshold = 0x%02x\n", vmcs_read32(TPR_THRESHOLD
));
8391 if (pin_based_exec_ctrl
& PIN_BASED_POSTED_INTR
)
8392 pr_err("PostedIntrVec = 0x%02x\n", vmcs_read16(POSTED_INTR_NV
));
8393 if ((secondary_exec_control
& SECONDARY_EXEC_ENABLE_EPT
))
8394 pr_err("EPT pointer = 0x%016llx\n", vmcs_read64(EPT_POINTER
));
8395 n
= vmcs_read32(CR3_TARGET_COUNT
);
8396 for (i
= 0; i
+ 1 < n
; i
+= 4)
8397 pr_err("CR3 target%u=%016lx target%u=%016lx\n",
8398 i
, vmcs_readl(CR3_TARGET_VALUE0
+ i
* 2),
8399 i
+ 1, vmcs_readl(CR3_TARGET_VALUE0
+ i
* 2 + 2));
8401 pr_err("CR3 target%u=%016lx\n",
8402 i
, vmcs_readl(CR3_TARGET_VALUE0
+ i
* 2));
8403 if (secondary_exec_control
& SECONDARY_EXEC_PAUSE_LOOP_EXITING
)
8404 pr_err("PLE Gap=%08x Window=%08x\n",
8405 vmcs_read32(PLE_GAP
), vmcs_read32(PLE_WINDOW
));
8406 if (secondary_exec_control
& SECONDARY_EXEC_ENABLE_VPID
)
8407 pr_err("Virtual processor ID = 0x%04x\n",
8408 vmcs_read16(VIRTUAL_PROCESSOR_ID
));
8412 * The guest has exited. See if we can fix it or if we need userspace
8415 static int vmx_handle_exit(struct kvm_vcpu
*vcpu
)
8417 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
8418 u32 exit_reason
= vmx
->exit_reason
;
8419 u32 vectoring_info
= vmx
->idt_vectoring_info
;
8421 trace_kvm_exit(exit_reason
, vcpu
, KVM_ISA_VMX
);
8422 vcpu
->arch
.gpa_available
= false;
8425 * Flush logged GPAs PML buffer, this will make dirty_bitmap more
8426 * updated. Another good is, in kvm_vm_ioctl_get_dirty_log, before
8427 * querying dirty_bitmap, we only need to kick all vcpus out of guest
8428 * mode as if vcpus is in root mode, the PML buffer must has been
8432 vmx_flush_pml_buffer(vcpu
);
8434 /* If guest state is invalid, start emulating */
8435 if (vmx
->emulation_required
)
8436 return handle_invalid_guest_state(vcpu
);
8438 if (is_guest_mode(vcpu
) && nested_vmx_exit_handled(vcpu
)) {
8439 nested_vmx_vmexit(vcpu
, exit_reason
,
8440 vmcs_read32(VM_EXIT_INTR_INFO
),
8441 vmcs_readl(EXIT_QUALIFICATION
));
8445 if (exit_reason
& VMX_EXIT_REASONS_FAILED_VMENTRY
) {
8447 vcpu
->run
->exit_reason
= KVM_EXIT_FAIL_ENTRY
;
8448 vcpu
->run
->fail_entry
.hardware_entry_failure_reason
8453 if (unlikely(vmx
->fail
)) {
8454 vcpu
->run
->exit_reason
= KVM_EXIT_FAIL_ENTRY
;
8455 vcpu
->run
->fail_entry
.hardware_entry_failure_reason
8456 = vmcs_read32(VM_INSTRUCTION_ERROR
);
8462 * Do not try to fix EXIT_REASON_EPT_MISCONFIG if it caused by
8463 * delivery event since it indicates guest is accessing MMIO.
8464 * The vm-exit can be triggered again after return to guest that
8465 * will cause infinite loop.
8467 if ((vectoring_info
& VECTORING_INFO_VALID_MASK
) &&
8468 (exit_reason
!= EXIT_REASON_EXCEPTION_NMI
&&
8469 exit_reason
!= EXIT_REASON_EPT_VIOLATION
&&
8470 exit_reason
!= EXIT_REASON_PML_FULL
&&
8471 exit_reason
!= EXIT_REASON_TASK_SWITCH
)) {
8472 vcpu
->run
->exit_reason
= KVM_EXIT_INTERNAL_ERROR
;
8473 vcpu
->run
->internal
.suberror
= KVM_INTERNAL_ERROR_DELIVERY_EV
;
8474 vcpu
->run
->internal
.ndata
= 2;
8475 vcpu
->run
->internal
.data
[0] = vectoring_info
;
8476 vcpu
->run
->internal
.data
[1] = exit_reason
;
8480 if (unlikely(!cpu_has_virtual_nmis() && vmx
->soft_vnmi_blocked
&&
8481 !(is_guest_mode(vcpu
) && nested_cpu_has_virtual_nmis(
8482 get_vmcs12(vcpu
))))) {
8483 if (vmx_interrupt_allowed(vcpu
)) {
8484 vmx
->soft_vnmi_blocked
= 0;
8485 } else if (vmx
->vnmi_blocked_time
> 1000000000LL &&
8486 vcpu
->arch
.nmi_pending
) {
8488 * This CPU don't support us in finding the end of an
8489 * NMI-blocked window if the guest runs with IRQs
8490 * disabled. So we pull the trigger after 1 s of
8491 * futile waiting, but inform the user about this.
8493 printk(KERN_WARNING
"%s: Breaking out of NMI-blocked "
8494 "state on VCPU %d after 1 s timeout\n",
8495 __func__
, vcpu
->vcpu_id
);
8496 vmx
->soft_vnmi_blocked
= 0;
8500 if (exit_reason
< kvm_vmx_max_exit_handlers
8501 && kvm_vmx_exit_handlers
[exit_reason
])
8502 return kvm_vmx_exit_handlers
[exit_reason
](vcpu
);
8504 WARN_ONCE(1, "vmx: unexpected exit reason 0x%x\n", exit_reason
);
8505 kvm_queue_exception(vcpu
, UD_VECTOR
);
8510 static void update_cr8_intercept(struct kvm_vcpu
*vcpu
, int tpr
, int irr
)
8512 struct vmcs12
*vmcs12
= get_vmcs12(vcpu
);
8514 if (is_guest_mode(vcpu
) &&
8515 nested_cpu_has(vmcs12
, CPU_BASED_TPR_SHADOW
))
8518 if (irr
== -1 || tpr
< irr
) {
8519 vmcs_write32(TPR_THRESHOLD
, 0);
8523 vmcs_write32(TPR_THRESHOLD
, irr
);
8526 static void vmx_set_virtual_x2apic_mode(struct kvm_vcpu
*vcpu
, bool set
)
8528 u32 sec_exec_control
;
8530 /* Postpone execution until vmcs01 is the current VMCS. */
8531 if (is_guest_mode(vcpu
)) {
8532 to_vmx(vcpu
)->nested
.change_vmcs01_virtual_x2apic_mode
= true;
8536 if (!cpu_has_vmx_virtualize_x2apic_mode())
8539 if (!cpu_need_tpr_shadow(vcpu
))
8542 sec_exec_control
= vmcs_read32(SECONDARY_VM_EXEC_CONTROL
);
8545 sec_exec_control
&= ~SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES
;
8546 sec_exec_control
|= SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE
;
8548 sec_exec_control
&= ~SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE
;
8549 sec_exec_control
|= SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES
;
8551 vmcs_write32(SECONDARY_VM_EXEC_CONTROL
, sec_exec_control
);
8553 vmx_set_msr_bitmap(vcpu
);
8556 static void vmx_set_apic_access_page_addr(struct kvm_vcpu
*vcpu
, hpa_t hpa
)
8558 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
8561 * Currently we do not handle the nested case where L2 has an
8562 * APIC access page of its own; that page is still pinned.
8563 * Hence, we skip the case where the VCPU is in guest mode _and_
8564 * L1 prepared an APIC access page for L2.
8566 * For the case where L1 and L2 share the same APIC access page
8567 * (flexpriority=Y but SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES clear
8568 * in the vmcs12), this function will only update either the vmcs01
8569 * or the vmcs02. If the former, the vmcs02 will be updated by
8570 * prepare_vmcs02. If the latter, the vmcs01 will be updated in
8571 * the next L2->L1 exit.
8573 if (!is_guest_mode(vcpu
) ||
8574 !nested_cpu_has2(get_vmcs12(&vmx
->vcpu
),
8575 SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES
))
8576 vmcs_write64(APIC_ACCESS_ADDR
, hpa
);
8579 static void vmx_hwapic_isr_update(struct kvm_vcpu
*vcpu
, int max_isr
)
8587 status
= vmcs_read16(GUEST_INTR_STATUS
);
8589 if (max_isr
!= old
) {
8591 status
|= max_isr
<< 8;
8592 vmcs_write16(GUEST_INTR_STATUS
, status
);
8596 static void vmx_set_rvi(int vector
)
8604 status
= vmcs_read16(GUEST_INTR_STATUS
);
8605 old
= (u8
)status
& 0xff;
8606 if ((u8
)vector
!= old
) {
8608 status
|= (u8
)vector
;
8609 vmcs_write16(GUEST_INTR_STATUS
, status
);
8613 static void vmx_hwapic_irr_update(struct kvm_vcpu
*vcpu
, int max_irr
)
8615 if (!is_guest_mode(vcpu
)) {
8616 vmx_set_rvi(max_irr
);
8624 * In guest mode. If a vmexit is needed, vmx_check_nested_events
8627 if (nested_exit_on_intr(vcpu
))
8631 * Else, fall back to pre-APICv interrupt injection since L2
8632 * is run without virtual interrupt delivery.
8634 if (!kvm_event_needs_reinjection(vcpu
) &&
8635 vmx_interrupt_allowed(vcpu
)) {
8636 kvm_queue_interrupt(vcpu
, max_irr
, false);
8637 vmx_inject_irq(vcpu
);
8641 static int vmx_sync_pir_to_irr(struct kvm_vcpu
*vcpu
)
8643 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
8646 WARN_ON(!vcpu
->arch
.apicv_active
);
8647 if (pi_test_on(&vmx
->pi_desc
)) {
8648 pi_clear_on(&vmx
->pi_desc
);
8650 * IOMMU can write to PIR.ON, so the barrier matters even on UP.
8651 * But on x86 this is just a compiler barrier anyway.
8653 smp_mb__after_atomic();
8654 max_irr
= kvm_apic_update_irr(vcpu
, vmx
->pi_desc
.pir
);
8656 max_irr
= kvm_lapic_find_highest_irr(vcpu
);
8658 vmx_hwapic_irr_update(vcpu
, max_irr
);
8662 static void vmx_load_eoi_exitmap(struct kvm_vcpu
*vcpu
, u64
*eoi_exit_bitmap
)
8664 if (!kvm_vcpu_apicv_active(vcpu
))
8667 vmcs_write64(EOI_EXIT_BITMAP0
, eoi_exit_bitmap
[0]);
8668 vmcs_write64(EOI_EXIT_BITMAP1
, eoi_exit_bitmap
[1]);
8669 vmcs_write64(EOI_EXIT_BITMAP2
, eoi_exit_bitmap
[2]);
8670 vmcs_write64(EOI_EXIT_BITMAP3
, eoi_exit_bitmap
[3]);
8673 static void vmx_apicv_post_state_restore(struct kvm_vcpu
*vcpu
)
8675 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
8677 pi_clear_on(&vmx
->pi_desc
);
8678 memset(vmx
->pi_desc
.pir
, 0, sizeof(vmx
->pi_desc
.pir
));
8681 static void vmx_complete_atomic_exit(struct vcpu_vmx
*vmx
)
8685 if (!(vmx
->exit_reason
== EXIT_REASON_MCE_DURING_VMENTRY
8686 || vmx
->exit_reason
== EXIT_REASON_EXCEPTION_NMI
))
8689 vmx
->exit_intr_info
= vmcs_read32(VM_EXIT_INTR_INFO
);
8690 exit_intr_info
= vmx
->exit_intr_info
;
8692 /* Handle machine checks before interrupts are enabled */
8693 if (is_machine_check(exit_intr_info
))
8694 kvm_machine_check();
8696 /* We need to handle NMIs before interrupts are enabled */
8697 if (is_nmi(exit_intr_info
)) {
8698 kvm_before_handle_nmi(&vmx
->vcpu
);
8700 kvm_after_handle_nmi(&vmx
->vcpu
);
8704 static void vmx_handle_external_intr(struct kvm_vcpu
*vcpu
)
8706 u32 exit_intr_info
= vmcs_read32(VM_EXIT_INTR_INFO
);
8707 register void *__sp
asm(_ASM_SP
);
8709 if ((exit_intr_info
& (INTR_INFO_VALID_MASK
| INTR_INFO_INTR_TYPE_MASK
))
8710 == (INTR_INFO_VALID_MASK
| INTR_TYPE_EXT_INTR
)) {
8711 unsigned int vector
;
8712 unsigned long entry
;
8714 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
8715 #ifdef CONFIG_X86_64
8719 vector
= exit_intr_info
& INTR_INFO_VECTOR_MASK
;
8720 desc
= (gate_desc
*)vmx
->host_idt_base
+ vector
;
8721 entry
= gate_offset(*desc
);
8723 #ifdef CONFIG_X86_64
8724 "mov %%" _ASM_SP
", %[sp]\n\t"
8725 "and $0xfffffffffffffff0, %%" _ASM_SP
"\n\t"
8730 __ASM_SIZE(push
) " $%c[cs]\n\t"
8731 "call *%[entry]\n\t"
8733 #ifdef CONFIG_X86_64
8739 [ss
]"i"(__KERNEL_DS
),
8740 [cs
]"i"(__KERNEL_CS
)
8745 static bool vmx_has_high_real_mode_segbase(void)
8747 return enable_unrestricted_guest
|| emulate_invalid_guest_state
;
8750 static bool vmx_mpx_supported(void)
8752 return (vmcs_config
.vmexit_ctrl
& VM_EXIT_CLEAR_BNDCFGS
) &&
8753 (vmcs_config
.vmentry_ctrl
& VM_ENTRY_LOAD_BNDCFGS
);
8756 static bool vmx_xsaves_supported(void)
8758 return vmcs_config
.cpu_based_2nd_exec_ctrl
&
8759 SECONDARY_EXEC_XSAVES
;
8762 static void vmx_recover_nmi_blocking(struct vcpu_vmx
*vmx
)
8767 bool idtv_info_valid
;
8769 idtv_info_valid
= vmx
->idt_vectoring_info
& VECTORING_INFO_VALID_MASK
;
8771 if (cpu_has_virtual_nmis()) {
8772 if (vmx
->nmi_known_unmasked
)
8775 * Can't use vmx->exit_intr_info since we're not sure what
8776 * the exit reason is.
8778 exit_intr_info
= vmcs_read32(VM_EXIT_INTR_INFO
);
8779 unblock_nmi
= (exit_intr_info
& INTR_INFO_UNBLOCK_NMI
) != 0;
8780 vector
= exit_intr_info
& INTR_INFO_VECTOR_MASK
;
8782 * SDM 3: 27.7.1.2 (September 2008)
8783 * Re-set bit "block by NMI" before VM entry if vmexit caused by
8784 * a guest IRET fault.
8785 * SDM 3: 23.2.2 (September 2008)
8786 * Bit 12 is undefined in any of the following cases:
8787 * If the VM exit sets the valid bit in the IDT-vectoring
8788 * information field.
8789 * If the VM exit is due to a double fault.
8791 if ((exit_intr_info
& INTR_INFO_VALID_MASK
) && unblock_nmi
&&
8792 vector
!= DF_VECTOR
&& !idtv_info_valid
)
8793 vmcs_set_bits(GUEST_INTERRUPTIBILITY_INFO
,
8794 GUEST_INTR_STATE_NMI
);
8796 vmx
->nmi_known_unmasked
=
8797 !(vmcs_read32(GUEST_INTERRUPTIBILITY_INFO
)
8798 & GUEST_INTR_STATE_NMI
);
8799 } else if (unlikely(vmx
->soft_vnmi_blocked
))
8800 vmx
->vnmi_blocked_time
+=
8801 ktime_to_ns(ktime_sub(ktime_get(), vmx
->entry_time
));
8804 static void __vmx_complete_interrupts(struct kvm_vcpu
*vcpu
,
8805 u32 idt_vectoring_info
,
8806 int instr_len_field
,
8807 int error_code_field
)
8811 bool idtv_info_valid
;
8813 idtv_info_valid
= idt_vectoring_info
& VECTORING_INFO_VALID_MASK
;
8815 vcpu
->arch
.nmi_injected
= false;
8816 kvm_clear_exception_queue(vcpu
);
8817 kvm_clear_interrupt_queue(vcpu
);
8819 if (!idtv_info_valid
)
8822 kvm_make_request(KVM_REQ_EVENT
, vcpu
);
8824 vector
= idt_vectoring_info
& VECTORING_INFO_VECTOR_MASK
;
8825 type
= idt_vectoring_info
& VECTORING_INFO_TYPE_MASK
;
8828 case INTR_TYPE_NMI_INTR
:
8829 vcpu
->arch
.nmi_injected
= true;
8831 * SDM 3: 27.7.1.2 (September 2008)
8832 * Clear bit "block by NMI" before VM entry if a NMI
8835 vmx_set_nmi_mask(vcpu
, false);
8837 case INTR_TYPE_SOFT_EXCEPTION
:
8838 vcpu
->arch
.event_exit_inst_len
= vmcs_read32(instr_len_field
);
8840 case INTR_TYPE_HARD_EXCEPTION
:
8841 if (idt_vectoring_info
& VECTORING_INFO_DELIVER_CODE_MASK
) {
8842 u32 err
= vmcs_read32(error_code_field
);
8843 kvm_requeue_exception_e(vcpu
, vector
, err
);
8845 kvm_requeue_exception(vcpu
, vector
);
8847 case INTR_TYPE_SOFT_INTR
:
8848 vcpu
->arch
.event_exit_inst_len
= vmcs_read32(instr_len_field
);
8850 case INTR_TYPE_EXT_INTR
:
8851 kvm_queue_interrupt(vcpu
, vector
, type
== INTR_TYPE_SOFT_INTR
);
8858 static void vmx_complete_interrupts(struct vcpu_vmx
*vmx
)
8860 __vmx_complete_interrupts(&vmx
->vcpu
, vmx
->idt_vectoring_info
,
8861 VM_EXIT_INSTRUCTION_LEN
,
8862 IDT_VECTORING_ERROR_CODE
);
8865 static void vmx_cancel_injection(struct kvm_vcpu
*vcpu
)
8867 __vmx_complete_interrupts(vcpu
,
8868 vmcs_read32(VM_ENTRY_INTR_INFO_FIELD
),
8869 VM_ENTRY_INSTRUCTION_LEN
,
8870 VM_ENTRY_EXCEPTION_ERROR_CODE
);
8872 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD
, 0);
8875 static void atomic_switch_perf_msrs(struct vcpu_vmx
*vmx
)
8878 struct perf_guest_switch_msr
*msrs
;
8880 msrs
= perf_guest_get_msrs(&nr_msrs
);
8885 for (i
= 0; i
< nr_msrs
; i
++)
8886 if (msrs
[i
].host
== msrs
[i
].guest
)
8887 clear_atomic_switch_msr(vmx
, msrs
[i
].msr
);
8889 add_atomic_switch_msr(vmx
, msrs
[i
].msr
, msrs
[i
].guest
,
8893 static void vmx_arm_hv_timer(struct kvm_vcpu
*vcpu
)
8895 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
8899 if (vmx
->hv_deadline_tsc
== -1)
8903 if (vmx
->hv_deadline_tsc
> tscl
)
8904 /* sure to be 32 bit only because checked on set_hv_timer */
8905 delta_tsc
= (u32
)((vmx
->hv_deadline_tsc
- tscl
) >>
8906 cpu_preemption_timer_multi
);
8910 vmcs_write32(VMX_PREEMPTION_TIMER_VALUE
, delta_tsc
);
8913 static void __noclone
vmx_vcpu_run(struct kvm_vcpu
*vcpu
)
8915 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
8916 unsigned long debugctlmsr
, cr4
;
8918 /* Record the guest's net vcpu time for enforced NMI injections. */
8919 if (unlikely(!cpu_has_virtual_nmis() && vmx
->soft_vnmi_blocked
))
8920 vmx
->entry_time
= ktime_get();
8922 /* Don't enter VMX if guest state is invalid, let the exit handler
8923 start emulation until we arrive back to a valid state */
8924 if (vmx
->emulation_required
)
8927 if (vmx
->ple_window_dirty
) {
8928 vmx
->ple_window_dirty
= false;
8929 vmcs_write32(PLE_WINDOW
, vmx
->ple_window
);
8932 if (vmx
->nested
.sync_shadow_vmcs
) {
8933 copy_vmcs12_to_shadow(vmx
);
8934 vmx
->nested
.sync_shadow_vmcs
= false;
8937 if (test_bit(VCPU_REGS_RSP
, (unsigned long *)&vcpu
->arch
.regs_dirty
))
8938 vmcs_writel(GUEST_RSP
, vcpu
->arch
.regs
[VCPU_REGS_RSP
]);
8939 if (test_bit(VCPU_REGS_RIP
, (unsigned long *)&vcpu
->arch
.regs_dirty
))
8940 vmcs_writel(GUEST_RIP
, vcpu
->arch
.regs
[VCPU_REGS_RIP
]);
8942 cr4
= cr4_read_shadow();
8943 if (unlikely(cr4
!= vmx
->host_state
.vmcs_host_cr4
)) {
8944 vmcs_writel(HOST_CR4
, cr4
);
8945 vmx
->host_state
.vmcs_host_cr4
= cr4
;
8948 /* When single-stepping over STI and MOV SS, we must clear the
8949 * corresponding interruptibility bits in the guest state. Otherwise
8950 * vmentry fails as it then expects bit 14 (BS) in pending debug
8951 * exceptions being set, but that's not correct for the guest debugging
8953 if (vcpu
->guest_debug
& KVM_GUESTDBG_SINGLESTEP
)
8954 vmx_set_interrupt_shadow(vcpu
, 0);
8956 if (vmx
->guest_pkru_valid
)
8957 __write_pkru(vmx
->guest_pkru
);
8959 atomic_switch_perf_msrs(vmx
);
8960 debugctlmsr
= get_debugctlmsr();
8962 vmx_arm_hv_timer(vcpu
);
8964 vmx
->__launched
= vmx
->loaded_vmcs
->launched
;
8966 /* Store host registers */
8967 "push %%" _ASM_DX
"; push %%" _ASM_BP
";"
8968 "push %%" _ASM_CX
" \n\t" /* placeholder for guest rcx */
8969 "push %%" _ASM_CX
" \n\t"
8970 "cmp %%" _ASM_SP
", %c[host_rsp](%0) \n\t"
8972 "mov %%" _ASM_SP
", %c[host_rsp](%0) \n\t"
8973 __ex(ASM_VMX_VMWRITE_RSP_RDX
) "\n\t"
8975 /* Reload cr2 if changed */
8976 "mov %c[cr2](%0), %%" _ASM_AX
" \n\t"
8977 "mov %%cr2, %%" _ASM_DX
" \n\t"
8978 "cmp %%" _ASM_AX
", %%" _ASM_DX
" \n\t"
8980 "mov %%" _ASM_AX
", %%cr2 \n\t"
8982 /* Check if vmlaunch of vmresume is needed */
8983 "cmpl $0, %c[launched](%0) \n\t"
8984 /* Load guest registers. Don't clobber flags. */
8985 "mov %c[rax](%0), %%" _ASM_AX
" \n\t"
8986 "mov %c[rbx](%0), %%" _ASM_BX
" \n\t"
8987 "mov %c[rdx](%0), %%" _ASM_DX
" \n\t"
8988 "mov %c[rsi](%0), %%" _ASM_SI
" \n\t"
8989 "mov %c[rdi](%0), %%" _ASM_DI
" \n\t"
8990 "mov %c[rbp](%0), %%" _ASM_BP
" \n\t"
8991 #ifdef CONFIG_X86_64
8992 "mov %c[r8](%0), %%r8 \n\t"
8993 "mov %c[r9](%0), %%r9 \n\t"
8994 "mov %c[r10](%0), %%r10 \n\t"
8995 "mov %c[r11](%0), %%r11 \n\t"
8996 "mov %c[r12](%0), %%r12 \n\t"
8997 "mov %c[r13](%0), %%r13 \n\t"
8998 "mov %c[r14](%0), %%r14 \n\t"
8999 "mov %c[r15](%0), %%r15 \n\t"
9001 "mov %c[rcx](%0), %%" _ASM_CX
" \n\t" /* kills %0 (ecx) */
9003 /* Enter guest mode */
9005 __ex(ASM_VMX_VMLAUNCH
) "\n\t"
9007 "1: " __ex(ASM_VMX_VMRESUME
) "\n\t"
9009 /* Save guest registers, load host registers, keep flags */
9010 "mov %0, %c[wordsize](%%" _ASM_SP
") \n\t"
9012 "mov %%" _ASM_AX
", %c[rax](%0) \n\t"
9013 "mov %%" _ASM_BX
", %c[rbx](%0) \n\t"
9014 __ASM_SIZE(pop
) " %c[rcx](%0) \n\t"
9015 "mov %%" _ASM_DX
", %c[rdx](%0) \n\t"
9016 "mov %%" _ASM_SI
", %c[rsi](%0) \n\t"
9017 "mov %%" _ASM_DI
", %c[rdi](%0) \n\t"
9018 "mov %%" _ASM_BP
", %c[rbp](%0) \n\t"
9019 #ifdef CONFIG_X86_64
9020 "mov %%r8, %c[r8](%0) \n\t"
9021 "mov %%r9, %c[r9](%0) \n\t"
9022 "mov %%r10, %c[r10](%0) \n\t"
9023 "mov %%r11, %c[r11](%0) \n\t"
9024 "mov %%r12, %c[r12](%0) \n\t"
9025 "mov %%r13, %c[r13](%0) \n\t"
9026 "mov %%r14, %c[r14](%0) \n\t"
9027 "mov %%r15, %c[r15](%0) \n\t"
9029 "mov %%cr2, %%" _ASM_AX
" \n\t"
9030 "mov %%" _ASM_AX
", %c[cr2](%0) \n\t"
9032 "pop %%" _ASM_BP
"; pop %%" _ASM_DX
" \n\t"
9033 "setbe %c[fail](%0) \n\t"
9034 ".pushsection .rodata \n\t"
9035 ".global vmx_return \n\t"
9036 "vmx_return: " _ASM_PTR
" 2b \n\t"
9038 : : "c"(vmx
), "d"((unsigned long)HOST_RSP
),
9039 [launched
]"i"(offsetof(struct vcpu_vmx
, __launched
)),
9040 [fail
]"i"(offsetof(struct vcpu_vmx
, fail
)),
9041 [host_rsp
]"i"(offsetof(struct vcpu_vmx
, host_rsp
)),
9042 [rax
]"i"(offsetof(struct vcpu_vmx
, vcpu
.arch
.regs
[VCPU_REGS_RAX
])),
9043 [rbx
]"i"(offsetof(struct vcpu_vmx
, vcpu
.arch
.regs
[VCPU_REGS_RBX
])),
9044 [rcx
]"i"(offsetof(struct vcpu_vmx
, vcpu
.arch
.regs
[VCPU_REGS_RCX
])),
9045 [rdx
]"i"(offsetof(struct vcpu_vmx
, vcpu
.arch
.regs
[VCPU_REGS_RDX
])),
9046 [rsi
]"i"(offsetof(struct vcpu_vmx
, vcpu
.arch
.regs
[VCPU_REGS_RSI
])),
9047 [rdi
]"i"(offsetof(struct vcpu_vmx
, vcpu
.arch
.regs
[VCPU_REGS_RDI
])),
9048 [rbp
]"i"(offsetof(struct vcpu_vmx
, vcpu
.arch
.regs
[VCPU_REGS_RBP
])),
9049 #ifdef CONFIG_X86_64
9050 [r8
]"i"(offsetof(struct vcpu_vmx
, vcpu
.arch
.regs
[VCPU_REGS_R8
])),
9051 [r9
]"i"(offsetof(struct vcpu_vmx
, vcpu
.arch
.regs
[VCPU_REGS_R9
])),
9052 [r10
]"i"(offsetof(struct vcpu_vmx
, vcpu
.arch
.regs
[VCPU_REGS_R10
])),
9053 [r11
]"i"(offsetof(struct vcpu_vmx
, vcpu
.arch
.regs
[VCPU_REGS_R11
])),
9054 [r12
]"i"(offsetof(struct vcpu_vmx
, vcpu
.arch
.regs
[VCPU_REGS_R12
])),
9055 [r13
]"i"(offsetof(struct vcpu_vmx
, vcpu
.arch
.regs
[VCPU_REGS_R13
])),
9056 [r14
]"i"(offsetof(struct vcpu_vmx
, vcpu
.arch
.regs
[VCPU_REGS_R14
])),
9057 [r15
]"i"(offsetof(struct vcpu_vmx
, vcpu
.arch
.regs
[VCPU_REGS_R15
])),
9059 [cr2
]"i"(offsetof(struct vcpu_vmx
, vcpu
.arch
.cr2
)),
9060 [wordsize
]"i"(sizeof(ulong
))
9062 #ifdef CONFIG_X86_64
9063 , "rax", "rbx", "rdi", "rsi"
9064 , "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15"
9066 , "eax", "ebx", "edi", "esi"
9070 /* MSR_IA32_DEBUGCTLMSR is zeroed on vmexit. Restore it if needed */
9072 update_debugctlmsr(debugctlmsr
);
9074 #ifndef CONFIG_X86_64
9076 * The sysexit path does not restore ds/es, so we must set them to
9077 * a reasonable value ourselves.
9079 * We can't defer this to vmx_load_host_state() since that function
9080 * may be executed in interrupt context, which saves and restore segments
9081 * around it, nullifying its effect.
9083 loadsegment(ds
, __USER_DS
);
9084 loadsegment(es
, __USER_DS
);
9087 vcpu
->arch
.regs_avail
= ~((1 << VCPU_REGS_RIP
) | (1 << VCPU_REGS_RSP
)
9088 | (1 << VCPU_EXREG_RFLAGS
)
9089 | (1 << VCPU_EXREG_PDPTR
)
9090 | (1 << VCPU_EXREG_SEGMENTS
)
9091 | (1 << VCPU_EXREG_CR3
));
9092 vcpu
->arch
.regs_dirty
= 0;
9094 vmx
->idt_vectoring_info
= vmcs_read32(IDT_VECTORING_INFO_FIELD
);
9096 vmx
->loaded_vmcs
->launched
= 1;
9098 vmx
->exit_reason
= vmcs_read32(VM_EXIT_REASON
);
9101 * eager fpu is enabled if PKEY is supported and CR4 is switched
9102 * back on host, so it is safe to read guest PKRU from current
9105 if (boot_cpu_has(X86_FEATURE_OSPKE
)) {
9106 vmx
->guest_pkru
= __read_pkru();
9107 if (vmx
->guest_pkru
!= vmx
->host_pkru
) {
9108 vmx
->guest_pkru_valid
= true;
9109 __write_pkru(vmx
->host_pkru
);
9111 vmx
->guest_pkru_valid
= false;
9115 * the KVM_REQ_EVENT optimization bit is only on for one entry, and if
9116 * we did not inject a still-pending event to L1 now because of
9117 * nested_run_pending, we need to re-enable this bit.
9119 if (vmx
->nested
.nested_run_pending
)
9120 kvm_make_request(KVM_REQ_EVENT
, vcpu
);
9122 vmx
->nested
.nested_run_pending
= 0;
9124 vmx_complete_atomic_exit(vmx
);
9125 vmx_recover_nmi_blocking(vmx
);
9126 vmx_complete_interrupts(vmx
);
9129 static void vmx_load_vmcs01(struct kvm_vcpu
*vcpu
)
9131 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
9134 if (vmx
->loaded_vmcs
== &vmx
->vmcs01
)
9138 vmx
->loaded_vmcs
= &vmx
->vmcs01
;
9140 vmx_vcpu_load(vcpu
, cpu
);
9146 * Ensure that the current vmcs of the logical processor is the
9147 * vmcs01 of the vcpu before calling free_nested().
9149 static void vmx_free_vcpu_nested(struct kvm_vcpu
*vcpu
)
9151 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
9154 r
= vcpu_load(vcpu
);
9156 vmx_load_vmcs01(vcpu
);
9161 static void vmx_free_vcpu(struct kvm_vcpu
*vcpu
)
9163 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
9166 vmx_destroy_pml_buffer(vmx
);
9167 free_vpid(vmx
->vpid
);
9168 leave_guest_mode(vcpu
);
9169 vmx_free_vcpu_nested(vcpu
);
9170 free_loaded_vmcs(vmx
->loaded_vmcs
);
9171 kfree(vmx
->guest_msrs
);
9172 kvm_vcpu_uninit(vcpu
);
9173 kmem_cache_free(kvm_vcpu_cache
, vmx
);
9176 static struct kvm_vcpu
*vmx_create_vcpu(struct kvm
*kvm
, unsigned int id
)
9179 struct vcpu_vmx
*vmx
= kmem_cache_zalloc(kvm_vcpu_cache
, GFP_KERNEL
);
9183 return ERR_PTR(-ENOMEM
);
9185 vmx
->vpid
= allocate_vpid();
9187 err
= kvm_vcpu_init(&vmx
->vcpu
, kvm
, id
);
9194 * If PML is turned on, failure on enabling PML just results in failure
9195 * of creating the vcpu, therefore we can simplify PML logic (by
9196 * avoiding dealing with cases, such as enabling PML partially on vcpus
9197 * for the guest, etc.
9200 vmx
->pml_pg
= alloc_page(GFP_KERNEL
| __GFP_ZERO
);
9205 vmx
->guest_msrs
= kmalloc(PAGE_SIZE
, GFP_KERNEL
);
9206 BUILD_BUG_ON(ARRAY_SIZE(vmx_msr_index
) * sizeof(vmx
->guest_msrs
[0])
9209 if (!vmx
->guest_msrs
)
9212 vmx
->loaded_vmcs
= &vmx
->vmcs01
;
9213 vmx
->loaded_vmcs
->vmcs
= alloc_vmcs();
9214 vmx
->loaded_vmcs
->shadow_vmcs
= NULL
;
9215 if (!vmx
->loaded_vmcs
->vmcs
)
9218 kvm_cpu_vmxon(__pa(per_cpu(vmxarea
, raw_smp_processor_id())));
9219 loaded_vmcs_init(vmx
->loaded_vmcs
);
9224 vmx_vcpu_load(&vmx
->vcpu
, cpu
);
9225 vmx
->vcpu
.cpu
= cpu
;
9226 err
= vmx_vcpu_setup(vmx
);
9227 vmx_vcpu_put(&vmx
->vcpu
);
9231 if (cpu_need_virtualize_apic_accesses(&vmx
->vcpu
)) {
9232 err
= alloc_apic_access_page(kvm
);
9238 if (!kvm
->arch
.ept_identity_map_addr
)
9239 kvm
->arch
.ept_identity_map_addr
=
9240 VMX_EPT_IDENTITY_PAGETABLE_ADDR
;
9241 err
= init_rmode_identity_map(kvm
);
9247 nested_vmx_setup_ctls_msrs(vmx
);
9248 vmx
->nested
.vpid02
= allocate_vpid();
9251 vmx
->nested
.posted_intr_nv
= -1;
9252 vmx
->nested
.current_vmptr
= -1ull;
9253 vmx
->nested
.current_vmcs12
= NULL
;
9255 vmx
->msr_ia32_feature_control_valid_bits
= FEATURE_CONTROL_LOCKED
;
9260 free_vpid(vmx
->nested
.vpid02
);
9261 free_loaded_vmcs(vmx
->loaded_vmcs
);
9263 kfree(vmx
->guest_msrs
);
9265 vmx_destroy_pml_buffer(vmx
);
9267 kvm_vcpu_uninit(&vmx
->vcpu
);
9269 free_vpid(vmx
->vpid
);
9270 kmem_cache_free(kvm_vcpu_cache
, vmx
);
9271 return ERR_PTR(err
);
9274 static void __init
vmx_check_processor_compat(void *rtn
)
9276 struct vmcs_config vmcs_conf
;
9279 if (setup_vmcs_config(&vmcs_conf
) < 0)
9281 if (memcmp(&vmcs_config
, &vmcs_conf
, sizeof(struct vmcs_config
)) != 0) {
9282 printk(KERN_ERR
"kvm: CPU %d feature inconsistency!\n",
9283 smp_processor_id());
9288 static int get_ept_level(void)
9290 return VMX_EPT_DEFAULT_GAW
+ 1;
9293 static u64
vmx_get_mt_mask(struct kvm_vcpu
*vcpu
, gfn_t gfn
, bool is_mmio
)
9298 /* For VT-d and EPT combination
9299 * 1. MMIO: always map as UC
9301 * a. VT-d without snooping control feature: can't guarantee the
9302 * result, try to trust guest.
9303 * b. VT-d with snooping control feature: snooping control feature of
9304 * VT-d engine can guarantee the cache correctness. Just set it
9305 * to WB to keep consistent with host. So the same as item 3.
9306 * 3. EPT without VT-d: always map as WB and set IPAT=1 to keep
9307 * consistent with host MTRR
9310 cache
= MTRR_TYPE_UNCACHABLE
;
9314 if (!kvm_arch_has_noncoherent_dma(vcpu
->kvm
)) {
9315 ipat
= VMX_EPT_IPAT_BIT
;
9316 cache
= MTRR_TYPE_WRBACK
;
9320 if (kvm_read_cr0(vcpu
) & X86_CR0_CD
) {
9321 ipat
= VMX_EPT_IPAT_BIT
;
9322 if (kvm_check_has_quirk(vcpu
->kvm
, KVM_X86_QUIRK_CD_NW_CLEARED
))
9323 cache
= MTRR_TYPE_WRBACK
;
9325 cache
= MTRR_TYPE_UNCACHABLE
;
9329 cache
= kvm_mtrr_get_guest_memory_type(vcpu
, gfn
);
9332 return (cache
<< VMX_EPT_MT_EPTE_SHIFT
) | ipat
;
9335 static int vmx_get_lpage_level(void)
9337 if (enable_ept
&& !cpu_has_vmx_ept_1g_page())
9338 return PT_DIRECTORY_LEVEL
;
9340 /* For shadow and EPT supported 1GB page */
9341 return PT_PDPE_LEVEL
;
9344 static void vmcs_set_secondary_exec_control(u32 new_ctl
)
9347 * These bits in the secondary execution controls field
9348 * are dynamic, the others are mostly based on the hypervisor
9349 * architecture and the guest's CPUID. Do not touch the
9353 SECONDARY_EXEC_SHADOW_VMCS
|
9354 SECONDARY_EXEC_VIRTUALIZE_X2APIC_MODE
|
9355 SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES
;
9357 u32 cur_ctl
= vmcs_read32(SECONDARY_VM_EXEC_CONTROL
);
9359 vmcs_write32(SECONDARY_VM_EXEC_CONTROL
,
9360 (new_ctl
& ~mask
) | (cur_ctl
& mask
));
9364 * Generate MSR_IA32_VMX_CR{0,4}_FIXED1 according to CPUID. Only set bits
9365 * (indicating "allowed-1") if they are supported in the guest's CPUID.
9367 static void nested_vmx_cr_fixed1_bits_update(struct kvm_vcpu
*vcpu
)
9369 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
9370 struct kvm_cpuid_entry2
*entry
;
9372 vmx
->nested
.nested_vmx_cr0_fixed1
= 0xffffffff;
9373 vmx
->nested
.nested_vmx_cr4_fixed1
= X86_CR4_PCE
;
9375 #define cr4_fixed1_update(_cr4_mask, _reg, _cpuid_mask) do { \
9376 if (entry && (entry->_reg & (_cpuid_mask))) \
9377 vmx->nested.nested_vmx_cr4_fixed1 |= (_cr4_mask); \
9380 entry
= kvm_find_cpuid_entry(vcpu
, 0x1, 0);
9381 cr4_fixed1_update(X86_CR4_VME
, edx
, bit(X86_FEATURE_VME
));
9382 cr4_fixed1_update(X86_CR4_PVI
, edx
, bit(X86_FEATURE_VME
));
9383 cr4_fixed1_update(X86_CR4_TSD
, edx
, bit(X86_FEATURE_TSC
));
9384 cr4_fixed1_update(X86_CR4_DE
, edx
, bit(X86_FEATURE_DE
));
9385 cr4_fixed1_update(X86_CR4_PSE
, edx
, bit(X86_FEATURE_PSE
));
9386 cr4_fixed1_update(X86_CR4_PAE
, edx
, bit(X86_FEATURE_PAE
));
9387 cr4_fixed1_update(X86_CR4_MCE
, edx
, bit(X86_FEATURE_MCE
));
9388 cr4_fixed1_update(X86_CR4_PGE
, edx
, bit(X86_FEATURE_PGE
));
9389 cr4_fixed1_update(X86_CR4_OSFXSR
, edx
, bit(X86_FEATURE_FXSR
));
9390 cr4_fixed1_update(X86_CR4_OSXMMEXCPT
, edx
, bit(X86_FEATURE_XMM
));
9391 cr4_fixed1_update(X86_CR4_VMXE
, ecx
, bit(X86_FEATURE_VMX
));
9392 cr4_fixed1_update(X86_CR4_SMXE
, ecx
, bit(X86_FEATURE_SMX
));
9393 cr4_fixed1_update(X86_CR4_PCIDE
, ecx
, bit(X86_FEATURE_PCID
));
9394 cr4_fixed1_update(X86_CR4_OSXSAVE
, ecx
, bit(X86_FEATURE_XSAVE
));
9396 entry
= kvm_find_cpuid_entry(vcpu
, 0x7, 0);
9397 cr4_fixed1_update(X86_CR4_FSGSBASE
, ebx
, bit(X86_FEATURE_FSGSBASE
));
9398 cr4_fixed1_update(X86_CR4_SMEP
, ebx
, bit(X86_FEATURE_SMEP
));
9399 cr4_fixed1_update(X86_CR4_SMAP
, ebx
, bit(X86_FEATURE_SMAP
));
9400 cr4_fixed1_update(X86_CR4_PKE
, ecx
, bit(X86_FEATURE_PKU
));
9401 /* TODO: Use X86_CR4_UMIP and X86_FEATURE_UMIP macros */
9402 cr4_fixed1_update(bit(11), ecx
, bit(2));
9404 #undef cr4_fixed1_update
9407 static void vmx_cpuid_update(struct kvm_vcpu
*vcpu
)
9409 struct kvm_cpuid_entry2
*best
;
9410 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
9411 u32 secondary_exec_ctl
= vmx_secondary_exec_control(vmx
);
9413 if (vmx_rdtscp_supported()) {
9414 bool rdtscp_enabled
= guest_cpuid_has_rdtscp(vcpu
);
9415 if (!rdtscp_enabled
)
9416 secondary_exec_ctl
&= ~SECONDARY_EXEC_RDTSCP
;
9420 vmx
->nested
.nested_vmx_secondary_ctls_high
|=
9421 SECONDARY_EXEC_RDTSCP
;
9423 vmx
->nested
.nested_vmx_secondary_ctls_high
&=
9424 ~SECONDARY_EXEC_RDTSCP
;
9428 /* Exposing INVPCID only when PCID is exposed */
9429 best
= kvm_find_cpuid_entry(vcpu
, 0x7, 0);
9430 if (vmx_invpcid_supported() &&
9431 (!best
|| !(best
->ebx
& bit(X86_FEATURE_INVPCID
)) ||
9432 !guest_cpuid_has_pcid(vcpu
))) {
9433 secondary_exec_ctl
&= ~SECONDARY_EXEC_ENABLE_INVPCID
;
9436 best
->ebx
&= ~bit(X86_FEATURE_INVPCID
);
9439 if (cpu_has_secondary_exec_ctrls())
9440 vmcs_set_secondary_exec_control(secondary_exec_ctl
);
9442 if (nested_vmx_allowed(vcpu
))
9443 to_vmx(vcpu
)->msr_ia32_feature_control_valid_bits
|=
9444 FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX
;
9446 to_vmx(vcpu
)->msr_ia32_feature_control_valid_bits
&=
9447 ~FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX
;
9449 if (nested_vmx_allowed(vcpu
))
9450 nested_vmx_cr_fixed1_bits_update(vcpu
);
9453 static void vmx_set_supported_cpuid(u32 func
, struct kvm_cpuid_entry2
*entry
)
9455 if (func
== 1 && nested
)
9456 entry
->ecx
|= bit(X86_FEATURE_VMX
);
9459 static void nested_ept_inject_page_fault(struct kvm_vcpu
*vcpu
,
9460 struct x86_exception
*fault
)
9462 struct vmcs12
*vmcs12
= get_vmcs12(vcpu
);
9465 if (fault
->error_code
& PFERR_RSVD_MASK
)
9466 exit_reason
= EXIT_REASON_EPT_MISCONFIG
;
9468 exit_reason
= EXIT_REASON_EPT_VIOLATION
;
9469 nested_vmx_vmexit(vcpu
, exit_reason
, 0, vcpu
->arch
.exit_qualification
);
9470 vmcs12
->guest_physical_address
= fault
->address
;
9473 /* Callbacks for nested_ept_init_mmu_context: */
9475 static unsigned long nested_ept_get_cr3(struct kvm_vcpu
*vcpu
)
9477 /* return the page table to be shadowed - in our case, EPT12 */
9478 return get_vmcs12(vcpu
)->ept_pointer
;
9481 static void nested_ept_init_mmu_context(struct kvm_vcpu
*vcpu
)
9483 WARN_ON(mmu_is_nested(vcpu
));
9484 kvm_init_shadow_ept_mmu(vcpu
,
9485 to_vmx(vcpu
)->nested
.nested_vmx_ept_caps
&
9486 VMX_EPT_EXECUTE_ONLY_BIT
);
9487 vcpu
->arch
.mmu
.set_cr3
= vmx_set_cr3
;
9488 vcpu
->arch
.mmu
.get_cr3
= nested_ept_get_cr3
;
9489 vcpu
->arch
.mmu
.inject_page_fault
= nested_ept_inject_page_fault
;
9491 vcpu
->arch
.walk_mmu
= &vcpu
->arch
.nested_mmu
;
9494 static void nested_ept_uninit_mmu_context(struct kvm_vcpu
*vcpu
)
9496 vcpu
->arch
.walk_mmu
= &vcpu
->arch
.mmu
;
9499 static bool nested_vmx_is_page_fault_vmexit(struct vmcs12
*vmcs12
,
9502 bool inequality
, bit
;
9504 bit
= (vmcs12
->exception_bitmap
& (1u << PF_VECTOR
)) != 0;
9506 (error_code
& vmcs12
->page_fault_error_code_mask
) !=
9507 vmcs12
->page_fault_error_code_match
;
9508 return inequality
^ bit
;
9511 static void vmx_inject_page_fault_nested(struct kvm_vcpu
*vcpu
,
9512 struct x86_exception
*fault
)
9514 struct vmcs12
*vmcs12
= get_vmcs12(vcpu
);
9516 WARN_ON(!is_guest_mode(vcpu
));
9518 if (nested_vmx_is_page_fault_vmexit(vmcs12
, fault
->error_code
))
9519 nested_vmx_vmexit(vcpu
, to_vmx(vcpu
)->exit_reason
,
9520 vmcs_read32(VM_EXIT_INTR_INFO
),
9521 vmcs_readl(EXIT_QUALIFICATION
));
9523 kvm_inject_page_fault(vcpu
, fault
);
9526 static inline bool nested_vmx_merge_msr_bitmap(struct kvm_vcpu
*vcpu
,
9527 struct vmcs12
*vmcs12
);
9529 static void nested_get_vmcs12_pages(struct kvm_vcpu
*vcpu
,
9530 struct vmcs12
*vmcs12
)
9532 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
9535 if (nested_cpu_has2(vmcs12
, SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES
)) {
9537 * Translate L1 physical address to host physical
9538 * address for vmcs02. Keep the page pinned, so this
9539 * physical address remains valid. We keep a reference
9540 * to it so we can release it later.
9542 if (vmx
->nested
.apic_access_page
) /* shouldn't happen */
9543 nested_release_page(vmx
->nested
.apic_access_page
);
9544 vmx
->nested
.apic_access_page
=
9545 nested_get_page(vcpu
, vmcs12
->apic_access_addr
);
9547 * If translation failed, no matter: This feature asks
9548 * to exit when accessing the given address, and if it
9549 * can never be accessed, this feature won't do
9552 if (vmx
->nested
.apic_access_page
) {
9553 hpa
= page_to_phys(vmx
->nested
.apic_access_page
);
9554 vmcs_write64(APIC_ACCESS_ADDR
, hpa
);
9556 vmcs_clear_bits(SECONDARY_VM_EXEC_CONTROL
,
9557 SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES
);
9559 } else if (!(nested_cpu_has_virt_x2apic_mode(vmcs12
)) &&
9560 cpu_need_virtualize_apic_accesses(&vmx
->vcpu
)) {
9561 vmcs_set_bits(SECONDARY_VM_EXEC_CONTROL
,
9562 SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES
);
9563 kvm_vcpu_reload_apic_access_page(vcpu
);
9566 if (nested_cpu_has(vmcs12
, CPU_BASED_TPR_SHADOW
)) {
9567 if (vmx
->nested
.virtual_apic_page
) /* shouldn't happen */
9568 nested_release_page(vmx
->nested
.virtual_apic_page
);
9569 vmx
->nested
.virtual_apic_page
=
9570 nested_get_page(vcpu
, vmcs12
->virtual_apic_page_addr
);
9573 * If translation failed, VM entry will fail because
9574 * prepare_vmcs02 set VIRTUAL_APIC_PAGE_ADDR to -1ull.
9575 * Failing the vm entry is _not_ what the processor
9576 * does but it's basically the only possibility we
9577 * have. We could still enter the guest if CR8 load
9578 * exits are enabled, CR8 store exits are enabled, and
9579 * virtualize APIC access is disabled; in this case
9580 * the processor would never use the TPR shadow and we
9581 * could simply clear the bit from the execution
9582 * control. But such a configuration is useless, so
9583 * let's keep the code simple.
9585 if (vmx
->nested
.virtual_apic_page
) {
9586 hpa
= page_to_phys(vmx
->nested
.virtual_apic_page
);
9587 vmcs_write64(VIRTUAL_APIC_PAGE_ADDR
, hpa
);
9591 if (nested_cpu_has_posted_intr(vmcs12
)) {
9592 if (vmx
->nested
.pi_desc_page
) { /* shouldn't happen */
9593 kunmap(vmx
->nested
.pi_desc_page
);
9594 nested_release_page(vmx
->nested
.pi_desc_page
);
9596 vmx
->nested
.pi_desc_page
=
9597 nested_get_page(vcpu
, vmcs12
->posted_intr_desc_addr
);
9598 vmx
->nested
.pi_desc
=
9599 (struct pi_desc
*)kmap(vmx
->nested
.pi_desc_page
);
9600 if (!vmx
->nested
.pi_desc
) {
9601 nested_release_page_clean(vmx
->nested
.pi_desc_page
);
9604 vmx
->nested
.pi_desc
=
9605 (struct pi_desc
*)((void *)vmx
->nested
.pi_desc
+
9606 (unsigned long)(vmcs12
->posted_intr_desc_addr
&
9608 vmcs_write64(POSTED_INTR_DESC_ADDR
,
9609 page_to_phys(vmx
->nested
.pi_desc_page
) +
9610 (unsigned long)(vmcs12
->posted_intr_desc_addr
&
9613 if (cpu_has_vmx_msr_bitmap() &&
9614 nested_cpu_has(vmcs12
, CPU_BASED_USE_MSR_BITMAPS
) &&
9615 nested_vmx_merge_msr_bitmap(vcpu
, vmcs12
))
9618 vmcs_clear_bits(CPU_BASED_VM_EXEC_CONTROL
,
9619 CPU_BASED_USE_MSR_BITMAPS
);
9622 static void vmx_start_preemption_timer(struct kvm_vcpu
*vcpu
)
9624 u64 preemption_timeout
= get_vmcs12(vcpu
)->vmx_preemption_timer_value
;
9625 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
9627 if (vcpu
->arch
.virtual_tsc_khz
== 0)
9630 /* Make sure short timeouts reliably trigger an immediate vmexit.
9631 * hrtimer_start does not guarantee this. */
9632 if (preemption_timeout
<= 1) {
9633 vmx_preemption_timer_fn(&vmx
->nested
.preemption_timer
);
9637 preemption_timeout
<<= VMX_MISC_EMULATED_PREEMPTION_TIMER_RATE
;
9638 preemption_timeout
*= 1000000;
9639 do_div(preemption_timeout
, vcpu
->arch
.virtual_tsc_khz
);
9640 hrtimer_start(&vmx
->nested
.preemption_timer
,
9641 ns_to_ktime(preemption_timeout
), HRTIMER_MODE_REL
);
9644 static int nested_vmx_check_msr_bitmap_controls(struct kvm_vcpu
*vcpu
,
9645 struct vmcs12
*vmcs12
)
9650 if (!nested_cpu_has(vmcs12
, CPU_BASED_USE_MSR_BITMAPS
))
9653 if (vmcs12_read_any(vcpu
, MSR_BITMAP
, &addr
)) {
9657 maxphyaddr
= cpuid_maxphyaddr(vcpu
);
9659 if (!PAGE_ALIGNED(vmcs12
->msr_bitmap
) ||
9660 ((addr
+ PAGE_SIZE
) >> maxphyaddr
))
9667 * Merge L0's and L1's MSR bitmap, return false to indicate that
9668 * we do not use the hardware.
9670 static inline bool nested_vmx_merge_msr_bitmap(struct kvm_vcpu
*vcpu
,
9671 struct vmcs12
*vmcs12
)
9675 unsigned long *msr_bitmap_l1
;
9676 unsigned long *msr_bitmap_l0
= to_vmx(vcpu
)->nested
.msr_bitmap
;
9678 /* This shortcut is ok because we support only x2APIC MSRs so far. */
9679 if (!nested_cpu_has_virt_x2apic_mode(vmcs12
))
9682 page
= nested_get_page(vcpu
, vmcs12
->msr_bitmap
);
9687 msr_bitmap_l1
= (unsigned long *)kmap(page
);
9689 memset(msr_bitmap_l0
, 0xff, PAGE_SIZE
);
9691 if (nested_cpu_has_virt_x2apic_mode(vmcs12
)) {
9692 if (nested_cpu_has_apic_reg_virt(vmcs12
))
9693 for (msr
= 0x800; msr
<= 0x8ff; msr
++)
9694 nested_vmx_disable_intercept_for_msr(
9695 msr_bitmap_l1
, msr_bitmap_l0
,
9698 nested_vmx_disable_intercept_for_msr(
9699 msr_bitmap_l1
, msr_bitmap_l0
,
9700 APIC_BASE_MSR
+ (APIC_TASKPRI
>> 4),
9701 MSR_TYPE_R
| MSR_TYPE_W
);
9703 if (nested_cpu_has_vid(vmcs12
)) {
9704 nested_vmx_disable_intercept_for_msr(
9705 msr_bitmap_l1
, msr_bitmap_l0
,
9706 APIC_BASE_MSR
+ (APIC_EOI
>> 4),
9708 nested_vmx_disable_intercept_for_msr(
9709 msr_bitmap_l1
, msr_bitmap_l0
,
9710 APIC_BASE_MSR
+ (APIC_SELF_IPI
>> 4),
9715 nested_release_page_clean(page
);
9720 static int nested_vmx_check_apicv_controls(struct kvm_vcpu
*vcpu
,
9721 struct vmcs12
*vmcs12
)
9723 if (!nested_cpu_has_virt_x2apic_mode(vmcs12
) &&
9724 !nested_cpu_has_apic_reg_virt(vmcs12
) &&
9725 !nested_cpu_has_vid(vmcs12
) &&
9726 !nested_cpu_has_posted_intr(vmcs12
))
9730 * If virtualize x2apic mode is enabled,
9731 * virtualize apic access must be disabled.
9733 if (nested_cpu_has_virt_x2apic_mode(vmcs12
) &&
9734 nested_cpu_has2(vmcs12
, SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES
))
9738 * If virtual interrupt delivery is enabled,
9739 * we must exit on external interrupts.
9741 if (nested_cpu_has_vid(vmcs12
) &&
9742 !nested_exit_on_intr(vcpu
))
9746 * bits 15:8 should be zero in posted_intr_nv,
9747 * the descriptor address has been already checked
9748 * in nested_get_vmcs12_pages.
9750 if (nested_cpu_has_posted_intr(vmcs12
) &&
9751 (!nested_cpu_has_vid(vmcs12
) ||
9752 !nested_exit_intr_ack_set(vcpu
) ||
9753 vmcs12
->posted_intr_nv
& 0xff00))
9756 /* tpr shadow is needed by all apicv features. */
9757 if (!nested_cpu_has(vmcs12
, CPU_BASED_TPR_SHADOW
))
9763 static int nested_vmx_check_msr_switch(struct kvm_vcpu
*vcpu
,
9764 unsigned long count_field
,
9765 unsigned long addr_field
)
9770 if (vmcs12_read_any(vcpu
, count_field
, &count
) ||
9771 vmcs12_read_any(vcpu
, addr_field
, &addr
)) {
9777 maxphyaddr
= cpuid_maxphyaddr(vcpu
);
9778 if (!IS_ALIGNED(addr
, 16) || addr
>> maxphyaddr
||
9779 (addr
+ count
* sizeof(struct vmx_msr_entry
) - 1) >> maxphyaddr
) {
9780 pr_debug_ratelimited(
9781 "nVMX: invalid MSR switch (0x%lx, %d, %llu, 0x%08llx)",
9782 addr_field
, maxphyaddr
, count
, addr
);
9788 static int nested_vmx_check_msr_switch_controls(struct kvm_vcpu
*vcpu
,
9789 struct vmcs12
*vmcs12
)
9791 if (vmcs12
->vm_exit_msr_load_count
== 0 &&
9792 vmcs12
->vm_exit_msr_store_count
== 0 &&
9793 vmcs12
->vm_entry_msr_load_count
== 0)
9794 return 0; /* Fast path */
9795 if (nested_vmx_check_msr_switch(vcpu
, VM_EXIT_MSR_LOAD_COUNT
,
9796 VM_EXIT_MSR_LOAD_ADDR
) ||
9797 nested_vmx_check_msr_switch(vcpu
, VM_EXIT_MSR_STORE_COUNT
,
9798 VM_EXIT_MSR_STORE_ADDR
) ||
9799 nested_vmx_check_msr_switch(vcpu
, VM_ENTRY_MSR_LOAD_COUNT
,
9800 VM_ENTRY_MSR_LOAD_ADDR
))
9805 static int nested_vmx_msr_check_common(struct kvm_vcpu
*vcpu
,
9806 struct vmx_msr_entry
*e
)
9808 /* x2APIC MSR accesses are not allowed */
9809 if (vcpu
->arch
.apic_base
& X2APIC_ENABLE
&& e
->index
>> 8 == 0x8)
9811 if (e
->index
== MSR_IA32_UCODE_WRITE
|| /* SDM Table 35-2 */
9812 e
->index
== MSR_IA32_UCODE_REV
)
9814 if (e
->reserved
!= 0)
9819 static int nested_vmx_load_msr_check(struct kvm_vcpu
*vcpu
,
9820 struct vmx_msr_entry
*e
)
9822 if (e
->index
== MSR_FS_BASE
||
9823 e
->index
== MSR_GS_BASE
||
9824 e
->index
== MSR_IA32_SMM_MONITOR_CTL
|| /* SMM is not supported */
9825 nested_vmx_msr_check_common(vcpu
, e
))
9830 static int nested_vmx_store_msr_check(struct kvm_vcpu
*vcpu
,
9831 struct vmx_msr_entry
*e
)
9833 if (e
->index
== MSR_IA32_SMBASE
|| /* SMM is not supported */
9834 nested_vmx_msr_check_common(vcpu
, e
))
9840 * Load guest's/host's msr at nested entry/exit.
9841 * return 0 for success, entry index for failure.
9843 static u32
nested_vmx_load_msr(struct kvm_vcpu
*vcpu
, u64 gpa
, u32 count
)
9846 struct vmx_msr_entry e
;
9847 struct msr_data msr
;
9849 msr
.host_initiated
= false;
9850 for (i
= 0; i
< count
; i
++) {
9851 if (kvm_vcpu_read_guest(vcpu
, gpa
+ i
* sizeof(e
),
9853 pr_debug_ratelimited(
9854 "%s cannot read MSR entry (%u, 0x%08llx)\n",
9855 __func__
, i
, gpa
+ i
* sizeof(e
));
9858 if (nested_vmx_load_msr_check(vcpu
, &e
)) {
9859 pr_debug_ratelimited(
9860 "%s check failed (%u, 0x%x, 0x%x)\n",
9861 __func__
, i
, e
.index
, e
.reserved
);
9864 msr
.index
= e
.index
;
9866 if (kvm_set_msr(vcpu
, &msr
)) {
9867 pr_debug_ratelimited(
9868 "%s cannot write MSR (%u, 0x%x, 0x%llx)\n",
9869 __func__
, i
, e
.index
, e
.value
);
9878 static int nested_vmx_store_msr(struct kvm_vcpu
*vcpu
, u64 gpa
, u32 count
)
9881 struct vmx_msr_entry e
;
9883 for (i
= 0; i
< count
; i
++) {
9884 struct msr_data msr_info
;
9885 if (kvm_vcpu_read_guest(vcpu
,
9886 gpa
+ i
* sizeof(e
),
9887 &e
, 2 * sizeof(u32
))) {
9888 pr_debug_ratelimited(
9889 "%s cannot read MSR entry (%u, 0x%08llx)\n",
9890 __func__
, i
, gpa
+ i
* sizeof(e
));
9893 if (nested_vmx_store_msr_check(vcpu
, &e
)) {
9894 pr_debug_ratelimited(
9895 "%s check failed (%u, 0x%x, 0x%x)\n",
9896 __func__
, i
, e
.index
, e
.reserved
);
9899 msr_info
.host_initiated
= false;
9900 msr_info
.index
= e
.index
;
9901 if (kvm_get_msr(vcpu
, &msr_info
)) {
9902 pr_debug_ratelimited(
9903 "%s cannot read MSR (%u, 0x%x)\n",
9904 __func__
, i
, e
.index
);
9907 if (kvm_vcpu_write_guest(vcpu
,
9908 gpa
+ i
* sizeof(e
) +
9909 offsetof(struct vmx_msr_entry
, value
),
9910 &msr_info
.data
, sizeof(msr_info
.data
))) {
9911 pr_debug_ratelimited(
9912 "%s cannot write MSR (%u, 0x%x, 0x%llx)\n",
9913 __func__
, i
, e
.index
, msr_info
.data
);
9920 static bool nested_cr3_valid(struct kvm_vcpu
*vcpu
, unsigned long val
)
9922 unsigned long invalid_mask
;
9924 invalid_mask
= (~0ULL) << cpuid_maxphyaddr(vcpu
);
9925 return (val
& invalid_mask
) == 0;
9929 * Load guest's/host's cr3 at nested entry/exit. nested_ept is true if we are
9930 * emulating VM entry into a guest with EPT enabled.
9931 * Returns 0 on success, 1 on failure. Invalid state exit qualification code
9932 * is assigned to entry_failure_code on failure.
9934 static int nested_vmx_load_cr3(struct kvm_vcpu
*vcpu
, unsigned long cr3
, bool nested_ept
,
9935 u32
*entry_failure_code
)
9937 if (cr3
!= kvm_read_cr3(vcpu
) || (!nested_ept
&& pdptrs_changed(vcpu
))) {
9938 if (!nested_cr3_valid(vcpu
, cr3
)) {
9939 *entry_failure_code
= ENTRY_FAIL_DEFAULT
;
9944 * If PAE paging and EPT are both on, CR3 is not used by the CPU and
9945 * must not be dereferenced.
9947 if (!is_long_mode(vcpu
) && is_pae(vcpu
) && is_paging(vcpu
) &&
9949 if (!load_pdptrs(vcpu
, vcpu
->arch
.walk_mmu
, cr3
)) {
9950 *entry_failure_code
= ENTRY_FAIL_PDPTE
;
9955 vcpu
->arch
.cr3
= cr3
;
9956 __set_bit(VCPU_EXREG_CR3
, (ulong
*)&vcpu
->arch
.regs_avail
);
9959 kvm_mmu_reset_context(vcpu
);
9964 * prepare_vmcs02 is called when the L1 guest hypervisor runs its nested
9965 * L2 guest. L1 has a vmcs for L2 (vmcs12), and this function "merges" it
9966 * with L0's requirements for its guest (a.k.a. vmcs01), so we can run the L2
9967 * guest in a way that will both be appropriate to L1's requests, and our
9968 * needs. In addition to modifying the active vmcs (which is vmcs02), this
9969 * function also has additional necessary side-effects, like setting various
9970 * vcpu->arch fields.
9971 * Returns 0 on success, 1 on failure. Invalid state exit qualification code
9972 * is assigned to entry_failure_code on failure.
9974 static int prepare_vmcs02(struct kvm_vcpu
*vcpu
, struct vmcs12
*vmcs12
,
9975 bool from_vmentry
, u32
*entry_failure_code
)
9977 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
9979 bool nested_ept_enabled
= false;
9981 vmcs_write16(GUEST_ES_SELECTOR
, vmcs12
->guest_es_selector
);
9982 vmcs_write16(GUEST_CS_SELECTOR
, vmcs12
->guest_cs_selector
);
9983 vmcs_write16(GUEST_SS_SELECTOR
, vmcs12
->guest_ss_selector
);
9984 vmcs_write16(GUEST_DS_SELECTOR
, vmcs12
->guest_ds_selector
);
9985 vmcs_write16(GUEST_FS_SELECTOR
, vmcs12
->guest_fs_selector
);
9986 vmcs_write16(GUEST_GS_SELECTOR
, vmcs12
->guest_gs_selector
);
9987 vmcs_write16(GUEST_LDTR_SELECTOR
, vmcs12
->guest_ldtr_selector
);
9988 vmcs_write16(GUEST_TR_SELECTOR
, vmcs12
->guest_tr_selector
);
9989 vmcs_write32(GUEST_ES_LIMIT
, vmcs12
->guest_es_limit
);
9990 vmcs_write32(GUEST_CS_LIMIT
, vmcs12
->guest_cs_limit
);
9991 vmcs_write32(GUEST_SS_LIMIT
, vmcs12
->guest_ss_limit
);
9992 vmcs_write32(GUEST_DS_LIMIT
, vmcs12
->guest_ds_limit
);
9993 vmcs_write32(GUEST_FS_LIMIT
, vmcs12
->guest_fs_limit
);
9994 vmcs_write32(GUEST_GS_LIMIT
, vmcs12
->guest_gs_limit
);
9995 vmcs_write32(GUEST_LDTR_LIMIT
, vmcs12
->guest_ldtr_limit
);
9996 vmcs_write32(GUEST_TR_LIMIT
, vmcs12
->guest_tr_limit
);
9997 vmcs_write32(GUEST_GDTR_LIMIT
, vmcs12
->guest_gdtr_limit
);
9998 vmcs_write32(GUEST_IDTR_LIMIT
, vmcs12
->guest_idtr_limit
);
9999 vmcs_write32(GUEST_ES_AR_BYTES
, vmcs12
->guest_es_ar_bytes
);
10000 vmcs_write32(GUEST_CS_AR_BYTES
, vmcs12
->guest_cs_ar_bytes
);
10001 vmcs_write32(GUEST_SS_AR_BYTES
, vmcs12
->guest_ss_ar_bytes
);
10002 vmcs_write32(GUEST_DS_AR_BYTES
, vmcs12
->guest_ds_ar_bytes
);
10003 vmcs_write32(GUEST_FS_AR_BYTES
, vmcs12
->guest_fs_ar_bytes
);
10004 vmcs_write32(GUEST_GS_AR_BYTES
, vmcs12
->guest_gs_ar_bytes
);
10005 vmcs_write32(GUEST_LDTR_AR_BYTES
, vmcs12
->guest_ldtr_ar_bytes
);
10006 vmcs_write32(GUEST_TR_AR_BYTES
, vmcs12
->guest_tr_ar_bytes
);
10007 vmcs_writel(GUEST_ES_BASE
, vmcs12
->guest_es_base
);
10008 vmcs_writel(GUEST_CS_BASE
, vmcs12
->guest_cs_base
);
10009 vmcs_writel(GUEST_SS_BASE
, vmcs12
->guest_ss_base
);
10010 vmcs_writel(GUEST_DS_BASE
, vmcs12
->guest_ds_base
);
10011 vmcs_writel(GUEST_FS_BASE
, vmcs12
->guest_fs_base
);
10012 vmcs_writel(GUEST_GS_BASE
, vmcs12
->guest_gs_base
);
10013 vmcs_writel(GUEST_LDTR_BASE
, vmcs12
->guest_ldtr_base
);
10014 vmcs_writel(GUEST_TR_BASE
, vmcs12
->guest_tr_base
);
10015 vmcs_writel(GUEST_GDTR_BASE
, vmcs12
->guest_gdtr_base
);
10016 vmcs_writel(GUEST_IDTR_BASE
, vmcs12
->guest_idtr_base
);
10018 if (from_vmentry
&&
10019 (vmcs12
->vm_entry_controls
& VM_ENTRY_LOAD_DEBUG_CONTROLS
)) {
10020 kvm_set_dr(vcpu
, 7, vmcs12
->guest_dr7
);
10021 vmcs_write64(GUEST_IA32_DEBUGCTL
, vmcs12
->guest_ia32_debugctl
);
10023 kvm_set_dr(vcpu
, 7, vcpu
->arch
.dr7
);
10024 vmcs_write64(GUEST_IA32_DEBUGCTL
, vmx
->nested
.vmcs01_debugctl
);
10026 if (from_vmentry
) {
10027 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD
,
10028 vmcs12
->vm_entry_intr_info_field
);
10029 vmcs_write32(VM_ENTRY_EXCEPTION_ERROR_CODE
,
10030 vmcs12
->vm_entry_exception_error_code
);
10031 vmcs_write32(VM_ENTRY_INSTRUCTION_LEN
,
10032 vmcs12
->vm_entry_instruction_len
);
10033 vmcs_write32(GUEST_INTERRUPTIBILITY_INFO
,
10034 vmcs12
->guest_interruptibility_info
);
10036 vmcs_write32(VM_ENTRY_INTR_INFO_FIELD
, 0);
10038 vmcs_write32(GUEST_SYSENTER_CS
, vmcs12
->guest_sysenter_cs
);
10039 vmx_set_rflags(vcpu
, vmcs12
->guest_rflags
);
10040 vmcs_writel(GUEST_PENDING_DBG_EXCEPTIONS
,
10041 vmcs12
->guest_pending_dbg_exceptions
);
10042 vmcs_writel(GUEST_SYSENTER_ESP
, vmcs12
->guest_sysenter_esp
);
10043 vmcs_writel(GUEST_SYSENTER_EIP
, vmcs12
->guest_sysenter_eip
);
10045 if (nested_cpu_has_xsaves(vmcs12
))
10046 vmcs_write64(XSS_EXIT_BITMAP
, vmcs12
->xss_exit_bitmap
);
10047 vmcs_write64(VMCS_LINK_POINTER
, -1ull);
10049 exec_control
= vmcs12
->pin_based_vm_exec_control
;
10051 /* Preemption timer setting is only taken from vmcs01. */
10052 exec_control
&= ~PIN_BASED_VMX_PREEMPTION_TIMER
;
10053 exec_control
|= vmcs_config
.pin_based_exec_ctrl
;
10054 if (vmx
->hv_deadline_tsc
== -1)
10055 exec_control
&= ~PIN_BASED_VMX_PREEMPTION_TIMER
;
10057 /* Posted interrupts setting is only taken from vmcs12. */
10058 if (nested_cpu_has_posted_intr(vmcs12
)) {
10060 * Note that we use L0's vector here and in
10061 * vmx_deliver_nested_posted_interrupt.
10063 vmx
->nested
.posted_intr_nv
= vmcs12
->posted_intr_nv
;
10064 vmx
->nested
.pi_pending
= false;
10065 vmcs_write16(POSTED_INTR_NV
, POSTED_INTR_VECTOR
);
10067 exec_control
&= ~PIN_BASED_POSTED_INTR
;
10070 vmcs_write32(PIN_BASED_VM_EXEC_CONTROL
, exec_control
);
10072 vmx
->nested
.preemption_timer_expired
= false;
10073 if (nested_cpu_has_preemption_timer(vmcs12
))
10074 vmx_start_preemption_timer(vcpu
);
10077 * Whether page-faults are trapped is determined by a combination of
10078 * 3 settings: PFEC_MASK, PFEC_MATCH and EXCEPTION_BITMAP.PF.
10079 * If enable_ept, L0 doesn't care about page faults and we should
10080 * set all of these to L1's desires. However, if !enable_ept, L0 does
10081 * care about (at least some) page faults, and because it is not easy
10082 * (if at all possible?) to merge L0 and L1's desires, we simply ask
10083 * to exit on each and every L2 page fault. This is done by setting
10084 * MASK=MATCH=0 and (see below) EB.PF=1.
10085 * Note that below we don't need special code to set EB.PF beyond the
10086 * "or"ing of the EB of vmcs01 and vmcs12, because when enable_ept,
10087 * vmcs01's EB.PF is 0 so the "or" will take vmcs12's value, and when
10088 * !enable_ept, EB.PF is 1, so the "or" will always be 1.
10090 * A problem with this approach (when !enable_ept) is that L1 may be
10091 * injected with more page faults than it asked for. This could have
10092 * caused problems, but in practice existing hypervisors don't care.
10093 * To fix this, we will need to emulate the PFEC checking (on the L1
10094 * page tables), using walk_addr(), when injecting PFs to L1.
10096 vmcs_write32(PAGE_FAULT_ERROR_CODE_MASK
,
10097 enable_ept
? vmcs12
->page_fault_error_code_mask
: 0);
10098 vmcs_write32(PAGE_FAULT_ERROR_CODE_MATCH
,
10099 enable_ept
? vmcs12
->page_fault_error_code_match
: 0);
10101 if (cpu_has_secondary_exec_ctrls()) {
10102 exec_control
= vmx_secondary_exec_control(vmx
);
10104 /* Take the following fields only from vmcs12 */
10105 exec_control
&= ~(SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES
|
10106 SECONDARY_EXEC_RDTSCP
|
10107 SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY
|
10108 SECONDARY_EXEC_APIC_REGISTER_VIRT
);
10109 if (nested_cpu_has(vmcs12
,
10110 CPU_BASED_ACTIVATE_SECONDARY_CONTROLS
))
10111 exec_control
|= vmcs12
->secondary_vm_exec_control
;
10113 if (exec_control
& SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY
) {
10114 vmcs_write64(EOI_EXIT_BITMAP0
,
10115 vmcs12
->eoi_exit_bitmap0
);
10116 vmcs_write64(EOI_EXIT_BITMAP1
,
10117 vmcs12
->eoi_exit_bitmap1
);
10118 vmcs_write64(EOI_EXIT_BITMAP2
,
10119 vmcs12
->eoi_exit_bitmap2
);
10120 vmcs_write64(EOI_EXIT_BITMAP3
,
10121 vmcs12
->eoi_exit_bitmap3
);
10122 vmcs_write16(GUEST_INTR_STATUS
,
10123 vmcs12
->guest_intr_status
);
10126 nested_ept_enabled
= (exec_control
& SECONDARY_EXEC_ENABLE_EPT
) != 0;
10129 * Write an illegal value to APIC_ACCESS_ADDR. Later,
10130 * nested_get_vmcs12_pages will either fix it up or
10131 * remove the VM execution control.
10133 if (exec_control
& SECONDARY_EXEC_VIRTUALIZE_APIC_ACCESSES
)
10134 vmcs_write64(APIC_ACCESS_ADDR
, -1ull);
10136 vmcs_write32(SECONDARY_VM_EXEC_CONTROL
, exec_control
);
10141 * Set host-state according to L0's settings (vmcs12 is irrelevant here)
10142 * Some constant fields are set here by vmx_set_constant_host_state().
10143 * Other fields are different per CPU, and will be set later when
10144 * vmx_vcpu_load() is called, and when vmx_save_host_state() is called.
10146 vmx_set_constant_host_state(vmx
);
10149 * Set the MSR load/store lists to match L0's settings.
10151 vmcs_write32(VM_EXIT_MSR_STORE_COUNT
, 0);
10152 vmcs_write32(VM_EXIT_MSR_LOAD_COUNT
, vmx
->msr_autoload
.nr
);
10153 vmcs_write64(VM_EXIT_MSR_LOAD_ADDR
, __pa(vmx
->msr_autoload
.host
));
10154 vmcs_write32(VM_ENTRY_MSR_LOAD_COUNT
, vmx
->msr_autoload
.nr
);
10155 vmcs_write64(VM_ENTRY_MSR_LOAD_ADDR
, __pa(vmx
->msr_autoload
.guest
));
10158 * HOST_RSP is normally set correctly in vmx_vcpu_run() just before
10159 * entry, but only if the current (host) sp changed from the value
10160 * we wrote last (vmx->host_rsp). This cache is no longer relevant
10161 * if we switch vmcs, and rather than hold a separate cache per vmcs,
10162 * here we just force the write to happen on entry.
10166 exec_control
= vmx_exec_control(vmx
); /* L0's desires */
10167 exec_control
&= ~CPU_BASED_VIRTUAL_INTR_PENDING
;
10168 exec_control
&= ~CPU_BASED_VIRTUAL_NMI_PENDING
;
10169 exec_control
&= ~CPU_BASED_TPR_SHADOW
;
10170 exec_control
|= vmcs12
->cpu_based_vm_exec_control
;
10173 * Write an illegal value to VIRTUAL_APIC_PAGE_ADDR. Later, if
10174 * nested_get_vmcs12_pages can't fix it up, the illegal value
10175 * will result in a VM entry failure.
10177 if (exec_control
& CPU_BASED_TPR_SHADOW
) {
10178 vmcs_write64(VIRTUAL_APIC_PAGE_ADDR
, -1ull);
10179 vmcs_write32(TPR_THRESHOLD
, vmcs12
->tpr_threshold
);
10183 * Merging of IO bitmap not currently supported.
10184 * Rather, exit every time.
10186 exec_control
&= ~CPU_BASED_USE_IO_BITMAPS
;
10187 exec_control
|= CPU_BASED_UNCOND_IO_EXITING
;
10189 vmcs_write32(CPU_BASED_VM_EXEC_CONTROL
, exec_control
);
10191 /* EXCEPTION_BITMAP and CR0_GUEST_HOST_MASK should basically be the
10192 * bitwise-or of what L1 wants to trap for L2, and what we want to
10193 * trap. Note that CR0.TS also needs updating - we do this later.
10195 update_exception_bitmap(vcpu
);
10196 vcpu
->arch
.cr0_guest_owned_bits
&= ~vmcs12
->cr0_guest_host_mask
;
10197 vmcs_writel(CR0_GUEST_HOST_MASK
, ~vcpu
->arch
.cr0_guest_owned_bits
);
10199 /* L2->L1 exit controls are emulated - the hardware exit is to L0 so
10200 * we should use its exit controls. Note that VM_EXIT_LOAD_IA32_EFER
10201 * bits are further modified by vmx_set_efer() below.
10203 vmcs_write32(VM_EXIT_CONTROLS
, vmcs_config
.vmexit_ctrl
);
10205 /* vmcs12's VM_ENTRY_LOAD_IA32_EFER and VM_ENTRY_IA32E_MODE are
10206 * emulated by vmx_set_efer(), below.
10208 vm_entry_controls_init(vmx
,
10209 (vmcs12
->vm_entry_controls
& ~VM_ENTRY_LOAD_IA32_EFER
&
10210 ~VM_ENTRY_IA32E_MODE
) |
10211 (vmcs_config
.vmentry_ctrl
& ~VM_ENTRY_IA32E_MODE
));
10213 if (from_vmentry
&&
10214 (vmcs12
->vm_entry_controls
& VM_ENTRY_LOAD_IA32_PAT
)) {
10215 vmcs_write64(GUEST_IA32_PAT
, vmcs12
->guest_ia32_pat
);
10216 vcpu
->arch
.pat
= vmcs12
->guest_ia32_pat
;
10217 } else if (vmcs_config
.vmentry_ctrl
& VM_ENTRY_LOAD_IA32_PAT
) {
10218 vmcs_write64(GUEST_IA32_PAT
, vmx
->vcpu
.arch
.pat
);
10221 set_cr4_guest_host_mask(vmx
);
10223 if (from_vmentry
&&
10224 vmcs12
->vm_entry_controls
& VM_ENTRY_LOAD_BNDCFGS
)
10225 vmcs_write64(GUEST_BNDCFGS
, vmcs12
->guest_bndcfgs
);
10227 if (vmcs12
->cpu_based_vm_exec_control
& CPU_BASED_USE_TSC_OFFSETING
)
10228 vmcs_write64(TSC_OFFSET
,
10229 vcpu
->arch
.tsc_offset
+ vmcs12
->tsc_offset
);
10231 vmcs_write64(TSC_OFFSET
, vcpu
->arch
.tsc_offset
);
10232 if (kvm_has_tsc_control
)
10233 decache_tsc_multiplier(vmx
);
10237 * There is no direct mapping between vpid02 and vpid12, the
10238 * vpid02 is per-vCPU for L0 and reused while the value of
10239 * vpid12 is changed w/ one invvpid during nested vmentry.
10240 * The vpid12 is allocated by L1 for L2, so it will not
10241 * influence global bitmap(for vpid01 and vpid02 allocation)
10242 * even if spawn a lot of nested vCPUs.
10244 if (nested_cpu_has_vpid(vmcs12
) && vmx
->nested
.vpid02
) {
10245 vmcs_write16(VIRTUAL_PROCESSOR_ID
, vmx
->nested
.vpid02
);
10246 if (vmcs12
->virtual_processor_id
!= vmx
->nested
.last_vpid
) {
10247 vmx
->nested
.last_vpid
= vmcs12
->virtual_processor_id
;
10248 __vmx_flush_tlb(vcpu
, to_vmx(vcpu
)->nested
.vpid02
);
10251 vmcs_write16(VIRTUAL_PROCESSOR_ID
, vmx
->vpid
);
10252 vmx_flush_tlb(vcpu
);
10257 if (nested_cpu_has_ept(vmcs12
)) {
10258 kvm_mmu_unload(vcpu
);
10259 nested_ept_init_mmu_context(vcpu
);
10263 * This sets GUEST_CR0 to vmcs12->guest_cr0, possibly modifying those
10264 * bits which we consider mandatory enabled.
10265 * The CR0_READ_SHADOW is what L2 should have expected to read given
10266 * the specifications by L1; It's not enough to take
10267 * vmcs12->cr0_read_shadow because on our cr0_guest_host_mask we we
10268 * have more bits than L1 expected.
10270 vmx_set_cr0(vcpu
, vmcs12
->guest_cr0
);
10271 vmcs_writel(CR0_READ_SHADOW
, nested_read_cr0(vmcs12
));
10273 vmx_set_cr4(vcpu
, vmcs12
->guest_cr4
);
10274 vmcs_writel(CR4_READ_SHADOW
, nested_read_cr4(vmcs12
));
10276 if (from_vmentry
&&
10277 (vmcs12
->vm_entry_controls
& VM_ENTRY_LOAD_IA32_EFER
))
10278 vcpu
->arch
.efer
= vmcs12
->guest_ia32_efer
;
10279 else if (vmcs12
->vm_entry_controls
& VM_ENTRY_IA32E_MODE
)
10280 vcpu
->arch
.efer
|= (EFER_LMA
| EFER_LME
);
10282 vcpu
->arch
.efer
&= ~(EFER_LMA
| EFER_LME
);
10283 /* Note: modifies VM_ENTRY/EXIT_CONTROLS and GUEST/HOST_IA32_EFER */
10284 vmx_set_efer(vcpu
, vcpu
->arch
.efer
);
10286 /* Shadow page tables on either EPT or shadow page tables. */
10287 if (nested_vmx_load_cr3(vcpu
, vmcs12
->guest_cr3
, nested_ept_enabled
,
10288 entry_failure_code
))
10291 kvm_mmu_reset_context(vcpu
);
10294 vcpu
->arch
.walk_mmu
->inject_page_fault
= vmx_inject_page_fault_nested
;
10297 * L1 may access the L2's PDPTR, so save them to construct vmcs12
10300 vmcs_write64(GUEST_PDPTR0
, vmcs12
->guest_pdptr0
);
10301 vmcs_write64(GUEST_PDPTR1
, vmcs12
->guest_pdptr1
);
10302 vmcs_write64(GUEST_PDPTR2
, vmcs12
->guest_pdptr2
);
10303 vmcs_write64(GUEST_PDPTR3
, vmcs12
->guest_pdptr3
);
10306 kvm_register_write(vcpu
, VCPU_REGS_RSP
, vmcs12
->guest_rsp
);
10307 kvm_register_write(vcpu
, VCPU_REGS_RIP
, vmcs12
->guest_rip
);
10311 static int check_vmentry_prereqs(struct kvm_vcpu
*vcpu
, struct vmcs12
*vmcs12
)
10313 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
10315 if (vmcs12
->guest_activity_state
!= GUEST_ACTIVITY_ACTIVE
&&
10316 vmcs12
->guest_activity_state
!= GUEST_ACTIVITY_HLT
)
10317 return VMXERR_ENTRY_INVALID_CONTROL_FIELD
;
10319 if (nested_vmx_check_msr_bitmap_controls(vcpu
, vmcs12
))
10320 return VMXERR_ENTRY_INVALID_CONTROL_FIELD
;
10322 if (nested_vmx_check_apicv_controls(vcpu
, vmcs12
))
10323 return VMXERR_ENTRY_INVALID_CONTROL_FIELD
;
10325 if (nested_vmx_check_msr_switch_controls(vcpu
, vmcs12
))
10326 return VMXERR_ENTRY_INVALID_CONTROL_FIELD
;
10328 if (!vmx_control_verify(vmcs12
->cpu_based_vm_exec_control
,
10329 vmx
->nested
.nested_vmx_procbased_ctls_low
,
10330 vmx
->nested
.nested_vmx_procbased_ctls_high
) ||
10331 !vmx_control_verify(vmcs12
->secondary_vm_exec_control
,
10332 vmx
->nested
.nested_vmx_secondary_ctls_low
,
10333 vmx
->nested
.nested_vmx_secondary_ctls_high
) ||
10334 !vmx_control_verify(vmcs12
->pin_based_vm_exec_control
,
10335 vmx
->nested
.nested_vmx_pinbased_ctls_low
,
10336 vmx
->nested
.nested_vmx_pinbased_ctls_high
) ||
10337 !vmx_control_verify(vmcs12
->vm_exit_controls
,
10338 vmx
->nested
.nested_vmx_exit_ctls_low
,
10339 vmx
->nested
.nested_vmx_exit_ctls_high
) ||
10340 !vmx_control_verify(vmcs12
->vm_entry_controls
,
10341 vmx
->nested
.nested_vmx_entry_ctls_low
,
10342 vmx
->nested
.nested_vmx_entry_ctls_high
))
10343 return VMXERR_ENTRY_INVALID_CONTROL_FIELD
;
10345 if (!nested_host_cr0_valid(vcpu
, vmcs12
->host_cr0
) ||
10346 !nested_host_cr4_valid(vcpu
, vmcs12
->host_cr4
) ||
10347 !nested_cr3_valid(vcpu
, vmcs12
->host_cr3
))
10348 return VMXERR_ENTRY_INVALID_HOST_STATE_FIELD
;
10353 static int check_vmentry_postreqs(struct kvm_vcpu
*vcpu
, struct vmcs12
*vmcs12
,
10358 *exit_qual
= ENTRY_FAIL_DEFAULT
;
10360 if (!nested_guest_cr0_valid(vcpu
, vmcs12
->guest_cr0
) ||
10361 !nested_guest_cr4_valid(vcpu
, vmcs12
->guest_cr4
))
10364 if (!nested_cpu_has2(vmcs12
, SECONDARY_EXEC_SHADOW_VMCS
) &&
10365 vmcs12
->vmcs_link_pointer
!= -1ull) {
10366 *exit_qual
= ENTRY_FAIL_VMCS_LINK_PTR
;
10371 * If the load IA32_EFER VM-entry control is 1, the following checks
10372 * are performed on the field for the IA32_EFER MSR:
10373 * - Bits reserved in the IA32_EFER MSR must be 0.
10374 * - Bit 10 (corresponding to IA32_EFER.LMA) must equal the value of
10375 * the IA-32e mode guest VM-exit control. It must also be identical
10376 * to bit 8 (LME) if bit 31 in the CR0 field (corresponding to
10379 if (to_vmx(vcpu
)->nested
.nested_run_pending
&&
10380 (vmcs12
->vm_entry_controls
& VM_ENTRY_LOAD_IA32_EFER
)) {
10381 ia32e
= (vmcs12
->vm_entry_controls
& VM_ENTRY_IA32E_MODE
) != 0;
10382 if (!kvm_valid_efer(vcpu
, vmcs12
->guest_ia32_efer
) ||
10383 ia32e
!= !!(vmcs12
->guest_ia32_efer
& EFER_LMA
) ||
10384 ((vmcs12
->guest_cr0
& X86_CR0_PG
) &&
10385 ia32e
!= !!(vmcs12
->guest_ia32_efer
& EFER_LME
)))
10390 * If the load IA32_EFER VM-exit control is 1, bits reserved in the
10391 * IA32_EFER MSR must be 0 in the field for that register. In addition,
10392 * the values of the LMA and LME bits in the field must each be that of
10393 * the host address-space size VM-exit control.
10395 if (vmcs12
->vm_exit_controls
& VM_EXIT_LOAD_IA32_EFER
) {
10396 ia32e
= (vmcs12
->vm_exit_controls
&
10397 VM_EXIT_HOST_ADDR_SPACE_SIZE
) != 0;
10398 if (!kvm_valid_efer(vcpu
, vmcs12
->host_ia32_efer
) ||
10399 ia32e
!= !!(vmcs12
->host_ia32_efer
& EFER_LMA
) ||
10400 ia32e
!= !!(vmcs12
->host_ia32_efer
& EFER_LME
))
10407 static int enter_vmx_non_root_mode(struct kvm_vcpu
*vcpu
, bool from_vmentry
)
10409 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
10410 struct vmcs12
*vmcs12
= get_vmcs12(vcpu
);
10411 struct loaded_vmcs
*vmcs02
;
10416 vmcs02
= nested_get_current_vmcs02(vmx
);
10420 enter_guest_mode(vcpu
);
10422 if (!(vmcs12
->vm_entry_controls
& VM_ENTRY_LOAD_DEBUG_CONTROLS
))
10423 vmx
->nested
.vmcs01_debugctl
= vmcs_read64(GUEST_IA32_DEBUGCTL
);
10426 vmx
->loaded_vmcs
= vmcs02
;
10427 vmx_vcpu_put(vcpu
);
10428 vmx_vcpu_load(vcpu
, cpu
);
10432 vmx_segment_cache_clear(vmx
);
10434 if (prepare_vmcs02(vcpu
, vmcs12
, from_vmentry
, &exit_qual
)) {
10435 leave_guest_mode(vcpu
);
10436 vmx_load_vmcs01(vcpu
);
10437 nested_vmx_entry_failure(vcpu
, vmcs12
,
10438 EXIT_REASON_INVALID_STATE
, exit_qual
);
10442 nested_get_vmcs12_pages(vcpu
, vmcs12
);
10444 msr_entry_idx
= nested_vmx_load_msr(vcpu
,
10445 vmcs12
->vm_entry_msr_load_addr
,
10446 vmcs12
->vm_entry_msr_load_count
);
10447 if (msr_entry_idx
) {
10448 leave_guest_mode(vcpu
);
10449 vmx_load_vmcs01(vcpu
);
10450 nested_vmx_entry_failure(vcpu
, vmcs12
,
10451 EXIT_REASON_MSR_LOAD_FAIL
, msr_entry_idx
);
10455 vmcs12
->launch_state
= 1;
10458 * Note no nested_vmx_succeed or nested_vmx_fail here. At this point
10459 * we are no longer running L1, and VMLAUNCH/VMRESUME has not yet
10460 * returned as far as L1 is concerned. It will only return (and set
10461 * the success flag) when L2 exits (see nested_vmx_vmexit()).
10467 * nested_vmx_run() handles a nested entry, i.e., a VMLAUNCH or VMRESUME on L1
10468 * for running an L2 nested guest.
10470 static int nested_vmx_run(struct kvm_vcpu
*vcpu
, bool launch
)
10472 struct vmcs12
*vmcs12
;
10473 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
10477 if (!nested_vmx_check_permission(vcpu
))
10480 if (!nested_vmx_check_vmcs12(vcpu
))
10483 vmcs12
= get_vmcs12(vcpu
);
10485 if (enable_shadow_vmcs
)
10486 copy_shadow_to_vmcs12(vmx
);
10489 * The nested entry process starts with enforcing various prerequisites
10490 * on vmcs12 as required by the Intel SDM, and act appropriately when
10491 * they fail: As the SDM explains, some conditions should cause the
10492 * instruction to fail, while others will cause the instruction to seem
10493 * to succeed, but return an EXIT_REASON_INVALID_STATE.
10494 * To speed up the normal (success) code path, we should avoid checking
10495 * for misconfigurations which will anyway be caught by the processor
10496 * when using the merged vmcs02.
10498 if (vmcs12
->launch_state
== launch
) {
10499 nested_vmx_failValid(vcpu
,
10500 launch
? VMXERR_VMLAUNCH_NONCLEAR_VMCS
10501 : VMXERR_VMRESUME_NONLAUNCHED_VMCS
);
10505 ret
= check_vmentry_prereqs(vcpu
, vmcs12
);
10507 nested_vmx_failValid(vcpu
, ret
);
10512 * After this point, the trap flag no longer triggers a singlestep trap
10513 * on the vm entry instructions; don't call kvm_skip_emulated_instruction.
10514 * This is not 100% correct; for performance reasons, we delegate most
10515 * of the checks on host state to the processor. If those fail,
10516 * the singlestep trap is missed.
10518 skip_emulated_instruction(vcpu
);
10520 ret
= check_vmentry_postreqs(vcpu
, vmcs12
, &exit_qual
);
10522 nested_vmx_entry_failure(vcpu
, vmcs12
,
10523 EXIT_REASON_INVALID_STATE
, exit_qual
);
10528 * We're finally done with prerequisite checking, and can start with
10529 * the nested entry.
10532 ret
= enter_vmx_non_root_mode(vcpu
, true);
10536 if (vmcs12
->guest_activity_state
== GUEST_ACTIVITY_HLT
)
10537 return kvm_vcpu_halt(vcpu
);
10539 vmx
->nested
.nested_run_pending
= 1;
10544 return kvm_skip_emulated_instruction(vcpu
);
10548 * On a nested exit from L2 to L1, vmcs12.guest_cr0 might not be up-to-date
10549 * because L2 may have changed some cr0 bits directly (CRO_GUEST_HOST_MASK).
10550 * This function returns the new value we should put in vmcs12.guest_cr0.
10551 * It's not enough to just return the vmcs02 GUEST_CR0. Rather,
10552 * 1. Bits that neither L0 nor L1 trapped, were set directly by L2 and are now
10553 * available in vmcs02 GUEST_CR0. (Note: It's enough to check that L0
10554 * didn't trap the bit, because if L1 did, so would L0).
10555 * 2. Bits that L1 asked to trap (and therefore L0 also did) could not have
10556 * been modified by L2, and L1 knows it. So just leave the old value of
10557 * the bit from vmcs12.guest_cr0. Note that the bit from vmcs02 GUEST_CR0
10558 * isn't relevant, because if L0 traps this bit it can set it to anything.
10559 * 3. Bits that L1 didn't trap, but L0 did. L1 believes the guest could have
10560 * changed these bits, and therefore they need to be updated, but L0
10561 * didn't necessarily allow them to be changed in GUEST_CR0 - and rather
10562 * put them in vmcs02 CR0_READ_SHADOW. So take these bits from there.
10564 static inline unsigned long
10565 vmcs12_guest_cr0(struct kvm_vcpu
*vcpu
, struct vmcs12
*vmcs12
)
10568 /*1*/ (vmcs_readl(GUEST_CR0
) & vcpu
->arch
.cr0_guest_owned_bits
) |
10569 /*2*/ (vmcs12
->guest_cr0
& vmcs12
->cr0_guest_host_mask
) |
10570 /*3*/ (vmcs_readl(CR0_READ_SHADOW
) & ~(vmcs12
->cr0_guest_host_mask
|
10571 vcpu
->arch
.cr0_guest_owned_bits
));
10574 static inline unsigned long
10575 vmcs12_guest_cr4(struct kvm_vcpu
*vcpu
, struct vmcs12
*vmcs12
)
10578 /*1*/ (vmcs_readl(GUEST_CR4
) & vcpu
->arch
.cr4_guest_owned_bits
) |
10579 /*2*/ (vmcs12
->guest_cr4
& vmcs12
->cr4_guest_host_mask
) |
10580 /*3*/ (vmcs_readl(CR4_READ_SHADOW
) & ~(vmcs12
->cr4_guest_host_mask
|
10581 vcpu
->arch
.cr4_guest_owned_bits
));
10584 static void vmcs12_save_pending_event(struct kvm_vcpu
*vcpu
,
10585 struct vmcs12
*vmcs12
)
10590 if (vcpu
->arch
.exception
.pending
&& vcpu
->arch
.exception
.reinject
) {
10591 nr
= vcpu
->arch
.exception
.nr
;
10592 idt_vectoring
= nr
| VECTORING_INFO_VALID_MASK
;
10594 if (kvm_exception_is_soft(nr
)) {
10595 vmcs12
->vm_exit_instruction_len
=
10596 vcpu
->arch
.event_exit_inst_len
;
10597 idt_vectoring
|= INTR_TYPE_SOFT_EXCEPTION
;
10599 idt_vectoring
|= INTR_TYPE_HARD_EXCEPTION
;
10601 if (vcpu
->arch
.exception
.has_error_code
) {
10602 idt_vectoring
|= VECTORING_INFO_DELIVER_CODE_MASK
;
10603 vmcs12
->idt_vectoring_error_code
=
10604 vcpu
->arch
.exception
.error_code
;
10607 vmcs12
->idt_vectoring_info_field
= idt_vectoring
;
10608 } else if (vcpu
->arch
.nmi_injected
) {
10609 vmcs12
->idt_vectoring_info_field
=
10610 INTR_TYPE_NMI_INTR
| INTR_INFO_VALID_MASK
| NMI_VECTOR
;
10611 } else if (vcpu
->arch
.interrupt
.pending
) {
10612 nr
= vcpu
->arch
.interrupt
.nr
;
10613 idt_vectoring
= nr
| VECTORING_INFO_VALID_MASK
;
10615 if (vcpu
->arch
.interrupt
.soft
) {
10616 idt_vectoring
|= INTR_TYPE_SOFT_INTR
;
10617 vmcs12
->vm_entry_instruction_len
=
10618 vcpu
->arch
.event_exit_inst_len
;
10620 idt_vectoring
|= INTR_TYPE_EXT_INTR
;
10622 vmcs12
->idt_vectoring_info_field
= idt_vectoring
;
10626 static int vmx_check_nested_events(struct kvm_vcpu
*vcpu
, bool external_intr
)
10628 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
10630 if (vcpu
->arch
.exception
.pending
||
10631 vcpu
->arch
.nmi_injected
||
10632 vcpu
->arch
.interrupt
.pending
)
10635 if (nested_cpu_has_preemption_timer(get_vmcs12(vcpu
)) &&
10636 vmx
->nested
.preemption_timer_expired
) {
10637 if (vmx
->nested
.nested_run_pending
)
10639 nested_vmx_vmexit(vcpu
, EXIT_REASON_PREEMPTION_TIMER
, 0, 0);
10643 if (vcpu
->arch
.nmi_pending
&& nested_exit_on_nmi(vcpu
)) {
10644 if (vmx
->nested
.nested_run_pending
)
10646 nested_vmx_vmexit(vcpu
, EXIT_REASON_EXCEPTION_NMI
,
10647 NMI_VECTOR
| INTR_TYPE_NMI_INTR
|
10648 INTR_INFO_VALID_MASK
, 0);
10650 * The NMI-triggered VM exit counts as injection:
10651 * clear this one and block further NMIs.
10653 vcpu
->arch
.nmi_pending
= 0;
10654 vmx_set_nmi_mask(vcpu
, true);
10658 if ((kvm_cpu_has_interrupt(vcpu
) || external_intr
) &&
10659 nested_exit_on_intr(vcpu
)) {
10660 if (vmx
->nested
.nested_run_pending
)
10662 nested_vmx_vmexit(vcpu
, EXIT_REASON_EXTERNAL_INTERRUPT
, 0, 0);
10666 vmx_complete_nested_posted_interrupt(vcpu
);
10670 static u32
vmx_get_preemption_timer_value(struct kvm_vcpu
*vcpu
)
10672 ktime_t remaining
=
10673 hrtimer_get_remaining(&to_vmx(vcpu
)->nested
.preemption_timer
);
10676 if (ktime_to_ns(remaining
) <= 0)
10679 value
= ktime_to_ns(remaining
) * vcpu
->arch
.virtual_tsc_khz
;
10680 do_div(value
, 1000000);
10681 return value
>> VMX_MISC_EMULATED_PREEMPTION_TIMER_RATE
;
10685 * Update the guest state fields of vmcs12 to reflect changes that
10686 * occurred while L2 was running. (The "IA-32e mode guest" bit of the
10687 * VM-entry controls is also updated, since this is really a guest
10690 static void sync_vmcs12(struct kvm_vcpu
*vcpu
, struct vmcs12
*vmcs12
)
10692 vmcs12
->guest_cr0
= vmcs12_guest_cr0(vcpu
, vmcs12
);
10693 vmcs12
->guest_cr4
= vmcs12_guest_cr4(vcpu
, vmcs12
);
10695 vmcs12
->guest_rsp
= kvm_register_read(vcpu
, VCPU_REGS_RSP
);
10696 vmcs12
->guest_rip
= kvm_register_read(vcpu
, VCPU_REGS_RIP
);
10697 vmcs12
->guest_rflags
= vmcs_readl(GUEST_RFLAGS
);
10699 vmcs12
->guest_es_selector
= vmcs_read16(GUEST_ES_SELECTOR
);
10700 vmcs12
->guest_cs_selector
= vmcs_read16(GUEST_CS_SELECTOR
);
10701 vmcs12
->guest_ss_selector
= vmcs_read16(GUEST_SS_SELECTOR
);
10702 vmcs12
->guest_ds_selector
= vmcs_read16(GUEST_DS_SELECTOR
);
10703 vmcs12
->guest_fs_selector
= vmcs_read16(GUEST_FS_SELECTOR
);
10704 vmcs12
->guest_gs_selector
= vmcs_read16(GUEST_GS_SELECTOR
);
10705 vmcs12
->guest_ldtr_selector
= vmcs_read16(GUEST_LDTR_SELECTOR
);
10706 vmcs12
->guest_tr_selector
= vmcs_read16(GUEST_TR_SELECTOR
);
10707 vmcs12
->guest_es_limit
= vmcs_read32(GUEST_ES_LIMIT
);
10708 vmcs12
->guest_cs_limit
= vmcs_read32(GUEST_CS_LIMIT
);
10709 vmcs12
->guest_ss_limit
= vmcs_read32(GUEST_SS_LIMIT
);
10710 vmcs12
->guest_ds_limit
= vmcs_read32(GUEST_DS_LIMIT
);
10711 vmcs12
->guest_fs_limit
= vmcs_read32(GUEST_FS_LIMIT
);
10712 vmcs12
->guest_gs_limit
= vmcs_read32(GUEST_GS_LIMIT
);
10713 vmcs12
->guest_ldtr_limit
= vmcs_read32(GUEST_LDTR_LIMIT
);
10714 vmcs12
->guest_tr_limit
= vmcs_read32(GUEST_TR_LIMIT
);
10715 vmcs12
->guest_gdtr_limit
= vmcs_read32(GUEST_GDTR_LIMIT
);
10716 vmcs12
->guest_idtr_limit
= vmcs_read32(GUEST_IDTR_LIMIT
);
10717 vmcs12
->guest_es_ar_bytes
= vmcs_read32(GUEST_ES_AR_BYTES
);
10718 vmcs12
->guest_cs_ar_bytes
= vmcs_read32(GUEST_CS_AR_BYTES
);
10719 vmcs12
->guest_ss_ar_bytes
= vmcs_read32(GUEST_SS_AR_BYTES
);
10720 vmcs12
->guest_ds_ar_bytes
= vmcs_read32(GUEST_DS_AR_BYTES
);
10721 vmcs12
->guest_fs_ar_bytes
= vmcs_read32(GUEST_FS_AR_BYTES
);
10722 vmcs12
->guest_gs_ar_bytes
= vmcs_read32(GUEST_GS_AR_BYTES
);
10723 vmcs12
->guest_ldtr_ar_bytes
= vmcs_read32(GUEST_LDTR_AR_BYTES
);
10724 vmcs12
->guest_tr_ar_bytes
= vmcs_read32(GUEST_TR_AR_BYTES
);
10725 vmcs12
->guest_es_base
= vmcs_readl(GUEST_ES_BASE
);
10726 vmcs12
->guest_cs_base
= vmcs_readl(GUEST_CS_BASE
);
10727 vmcs12
->guest_ss_base
= vmcs_readl(GUEST_SS_BASE
);
10728 vmcs12
->guest_ds_base
= vmcs_readl(GUEST_DS_BASE
);
10729 vmcs12
->guest_fs_base
= vmcs_readl(GUEST_FS_BASE
);
10730 vmcs12
->guest_gs_base
= vmcs_readl(GUEST_GS_BASE
);
10731 vmcs12
->guest_ldtr_base
= vmcs_readl(GUEST_LDTR_BASE
);
10732 vmcs12
->guest_tr_base
= vmcs_readl(GUEST_TR_BASE
);
10733 vmcs12
->guest_gdtr_base
= vmcs_readl(GUEST_GDTR_BASE
);
10734 vmcs12
->guest_idtr_base
= vmcs_readl(GUEST_IDTR_BASE
);
10736 vmcs12
->guest_interruptibility_info
=
10737 vmcs_read32(GUEST_INTERRUPTIBILITY_INFO
);
10738 vmcs12
->guest_pending_dbg_exceptions
=
10739 vmcs_readl(GUEST_PENDING_DBG_EXCEPTIONS
);
10740 if (vcpu
->arch
.mp_state
== KVM_MP_STATE_HALTED
)
10741 vmcs12
->guest_activity_state
= GUEST_ACTIVITY_HLT
;
10743 vmcs12
->guest_activity_state
= GUEST_ACTIVITY_ACTIVE
;
10745 if (nested_cpu_has_preemption_timer(vmcs12
)) {
10746 if (vmcs12
->vm_exit_controls
&
10747 VM_EXIT_SAVE_VMX_PREEMPTION_TIMER
)
10748 vmcs12
->vmx_preemption_timer_value
=
10749 vmx_get_preemption_timer_value(vcpu
);
10750 hrtimer_cancel(&to_vmx(vcpu
)->nested
.preemption_timer
);
10754 * In some cases (usually, nested EPT), L2 is allowed to change its
10755 * own CR3 without exiting. If it has changed it, we must keep it.
10756 * Of course, if L0 is using shadow page tables, GUEST_CR3 was defined
10757 * by L0, not L1 or L2, so we mustn't unconditionally copy it to vmcs12.
10759 * Additionally, restore L2's PDPTR to vmcs12.
10762 vmcs12
->guest_cr3
= vmcs_readl(GUEST_CR3
);
10763 vmcs12
->guest_pdptr0
= vmcs_read64(GUEST_PDPTR0
);
10764 vmcs12
->guest_pdptr1
= vmcs_read64(GUEST_PDPTR1
);
10765 vmcs12
->guest_pdptr2
= vmcs_read64(GUEST_PDPTR2
);
10766 vmcs12
->guest_pdptr3
= vmcs_read64(GUEST_PDPTR3
);
10769 if (nested_cpu_has_ept(vmcs12
))
10770 vmcs12
->guest_linear_address
= vmcs_readl(GUEST_LINEAR_ADDRESS
);
10772 if (nested_cpu_has_vid(vmcs12
))
10773 vmcs12
->guest_intr_status
= vmcs_read16(GUEST_INTR_STATUS
);
10775 vmcs12
->vm_entry_controls
=
10776 (vmcs12
->vm_entry_controls
& ~VM_ENTRY_IA32E_MODE
) |
10777 (vm_entry_controls_get(to_vmx(vcpu
)) & VM_ENTRY_IA32E_MODE
);
10779 if (vmcs12
->vm_exit_controls
& VM_EXIT_SAVE_DEBUG_CONTROLS
) {
10780 kvm_get_dr(vcpu
, 7, (unsigned long *)&vmcs12
->guest_dr7
);
10781 vmcs12
->guest_ia32_debugctl
= vmcs_read64(GUEST_IA32_DEBUGCTL
);
10784 /* TODO: These cannot have changed unless we have MSR bitmaps and
10785 * the relevant bit asks not to trap the change */
10786 if (vmcs12
->vm_exit_controls
& VM_EXIT_SAVE_IA32_PAT
)
10787 vmcs12
->guest_ia32_pat
= vmcs_read64(GUEST_IA32_PAT
);
10788 if (vmcs12
->vm_exit_controls
& VM_EXIT_SAVE_IA32_EFER
)
10789 vmcs12
->guest_ia32_efer
= vcpu
->arch
.efer
;
10790 vmcs12
->guest_sysenter_cs
= vmcs_read32(GUEST_SYSENTER_CS
);
10791 vmcs12
->guest_sysenter_esp
= vmcs_readl(GUEST_SYSENTER_ESP
);
10792 vmcs12
->guest_sysenter_eip
= vmcs_readl(GUEST_SYSENTER_EIP
);
10793 if (kvm_mpx_supported())
10794 vmcs12
->guest_bndcfgs
= vmcs_read64(GUEST_BNDCFGS
);
10795 if (nested_cpu_has_xsaves(vmcs12
))
10796 vmcs12
->xss_exit_bitmap
= vmcs_read64(XSS_EXIT_BITMAP
);
10800 * prepare_vmcs12 is part of what we need to do when the nested L2 guest exits
10801 * and we want to prepare to run its L1 parent. L1 keeps a vmcs for L2 (vmcs12),
10802 * and this function updates it to reflect the changes to the guest state while
10803 * L2 was running (and perhaps made some exits which were handled directly by L0
10804 * without going back to L1), and to reflect the exit reason.
10805 * Note that we do not have to copy here all VMCS fields, just those that
10806 * could have changed by the L2 guest or the exit - i.e., the guest-state and
10807 * exit-information fields only. Other fields are modified by L1 with VMWRITE,
10808 * which already writes to vmcs12 directly.
10810 static void prepare_vmcs12(struct kvm_vcpu
*vcpu
, struct vmcs12
*vmcs12
,
10811 u32 exit_reason
, u32 exit_intr_info
,
10812 unsigned long exit_qualification
)
10814 /* update guest state fields: */
10815 sync_vmcs12(vcpu
, vmcs12
);
10817 /* update exit information fields: */
10819 vmcs12
->vm_exit_reason
= exit_reason
;
10820 vmcs12
->exit_qualification
= exit_qualification
;
10822 vmcs12
->vm_exit_intr_info
= exit_intr_info
;
10823 if ((vmcs12
->vm_exit_intr_info
&
10824 (INTR_INFO_VALID_MASK
| INTR_INFO_DELIVER_CODE_MASK
)) ==
10825 (INTR_INFO_VALID_MASK
| INTR_INFO_DELIVER_CODE_MASK
))
10826 vmcs12
->vm_exit_intr_error_code
=
10827 vmcs_read32(VM_EXIT_INTR_ERROR_CODE
);
10828 vmcs12
->idt_vectoring_info_field
= 0;
10829 vmcs12
->vm_exit_instruction_len
= vmcs_read32(VM_EXIT_INSTRUCTION_LEN
);
10830 vmcs12
->vmx_instruction_info
= vmcs_read32(VMX_INSTRUCTION_INFO
);
10832 if (!(vmcs12
->vm_exit_reason
& VMX_EXIT_REASONS_FAILED_VMENTRY
)) {
10833 /* vm_entry_intr_info_field is cleared on exit. Emulate this
10834 * instead of reading the real value. */
10835 vmcs12
->vm_entry_intr_info_field
&= ~INTR_INFO_VALID_MASK
;
10838 * Transfer the event that L0 or L1 may wanted to inject into
10839 * L2 to IDT_VECTORING_INFO_FIELD.
10841 vmcs12_save_pending_event(vcpu
, vmcs12
);
10845 * Drop what we picked up for L2 via vmx_complete_interrupts. It is
10846 * preserved above and would only end up incorrectly in L1.
10848 vcpu
->arch
.nmi_injected
= false;
10849 kvm_clear_exception_queue(vcpu
);
10850 kvm_clear_interrupt_queue(vcpu
);
10854 * A part of what we need to when the nested L2 guest exits and we want to
10855 * run its L1 parent, is to reset L1's guest state to the host state specified
10857 * This function is to be called not only on normal nested exit, but also on
10858 * a nested entry failure, as explained in Intel's spec, 3B.23.7 ("VM-Entry
10859 * Failures During or After Loading Guest State").
10860 * This function should be called when the active VMCS is L1's (vmcs01).
10862 static void load_vmcs12_host_state(struct kvm_vcpu
*vcpu
,
10863 struct vmcs12
*vmcs12
)
10865 struct kvm_segment seg
;
10866 u32 entry_failure_code
;
10868 if (vmcs12
->vm_exit_controls
& VM_EXIT_LOAD_IA32_EFER
)
10869 vcpu
->arch
.efer
= vmcs12
->host_ia32_efer
;
10870 else if (vmcs12
->vm_exit_controls
& VM_EXIT_HOST_ADDR_SPACE_SIZE
)
10871 vcpu
->arch
.efer
|= (EFER_LMA
| EFER_LME
);
10873 vcpu
->arch
.efer
&= ~(EFER_LMA
| EFER_LME
);
10874 vmx_set_efer(vcpu
, vcpu
->arch
.efer
);
10876 kvm_register_write(vcpu
, VCPU_REGS_RSP
, vmcs12
->host_rsp
);
10877 kvm_register_write(vcpu
, VCPU_REGS_RIP
, vmcs12
->host_rip
);
10878 vmx_set_rflags(vcpu
, X86_EFLAGS_FIXED
);
10880 * Note that calling vmx_set_cr0 is important, even if cr0 hasn't
10881 * actually changed, because vmx_set_cr0 refers to efer set above.
10883 * CR0_GUEST_HOST_MASK is already set in the original vmcs01
10884 * (KVM doesn't change it);
10886 vcpu
->arch
.cr0_guest_owned_bits
= X86_CR0_TS
;
10887 vmx_set_cr0(vcpu
, vmcs12
->host_cr0
);
10889 /* Same as above - no reason to call set_cr4_guest_host_mask(). */
10890 vcpu
->arch
.cr4_guest_owned_bits
= ~vmcs_readl(CR4_GUEST_HOST_MASK
);
10891 kvm_set_cr4(vcpu
, vmcs12
->host_cr4
);
10893 nested_ept_uninit_mmu_context(vcpu
);
10896 * Only PDPTE load can fail as the value of cr3 was checked on entry and
10897 * couldn't have changed.
10899 if (nested_vmx_load_cr3(vcpu
, vmcs12
->host_cr3
, false, &entry_failure_code
))
10900 nested_vmx_abort(vcpu
, VMX_ABORT_LOAD_HOST_PDPTE_FAIL
);
10903 vcpu
->arch
.walk_mmu
->inject_page_fault
= kvm_inject_page_fault
;
10907 * Trivially support vpid by letting L2s share their parent
10908 * L1's vpid. TODO: move to a more elaborate solution, giving
10909 * each L2 its own vpid and exposing the vpid feature to L1.
10911 vmx_flush_tlb(vcpu
);
10915 vmcs_write32(GUEST_SYSENTER_CS
, vmcs12
->host_ia32_sysenter_cs
);
10916 vmcs_writel(GUEST_SYSENTER_ESP
, vmcs12
->host_ia32_sysenter_esp
);
10917 vmcs_writel(GUEST_SYSENTER_EIP
, vmcs12
->host_ia32_sysenter_eip
);
10918 vmcs_writel(GUEST_IDTR_BASE
, vmcs12
->host_idtr_base
);
10919 vmcs_writel(GUEST_GDTR_BASE
, vmcs12
->host_gdtr_base
);
10921 /* If not VM_EXIT_CLEAR_BNDCFGS, the L2 value propagates to L1. */
10922 if (vmcs12
->vm_exit_controls
& VM_EXIT_CLEAR_BNDCFGS
)
10923 vmcs_write64(GUEST_BNDCFGS
, 0);
10925 if (vmcs12
->vm_exit_controls
& VM_EXIT_LOAD_IA32_PAT
) {
10926 vmcs_write64(GUEST_IA32_PAT
, vmcs12
->host_ia32_pat
);
10927 vcpu
->arch
.pat
= vmcs12
->host_ia32_pat
;
10929 if (vmcs12
->vm_exit_controls
& VM_EXIT_LOAD_IA32_PERF_GLOBAL_CTRL
)
10930 vmcs_write64(GUEST_IA32_PERF_GLOBAL_CTRL
,
10931 vmcs12
->host_ia32_perf_global_ctrl
);
10933 /* Set L1 segment info according to Intel SDM
10934 27.5.2 Loading Host Segment and Descriptor-Table Registers */
10935 seg
= (struct kvm_segment
) {
10937 .limit
= 0xFFFFFFFF,
10938 .selector
= vmcs12
->host_cs_selector
,
10944 if (vmcs12
->vm_exit_controls
& VM_EXIT_HOST_ADDR_SPACE_SIZE
)
10948 vmx_set_segment(vcpu
, &seg
, VCPU_SREG_CS
);
10949 seg
= (struct kvm_segment
) {
10951 .limit
= 0xFFFFFFFF,
10958 seg
.selector
= vmcs12
->host_ds_selector
;
10959 vmx_set_segment(vcpu
, &seg
, VCPU_SREG_DS
);
10960 seg
.selector
= vmcs12
->host_es_selector
;
10961 vmx_set_segment(vcpu
, &seg
, VCPU_SREG_ES
);
10962 seg
.selector
= vmcs12
->host_ss_selector
;
10963 vmx_set_segment(vcpu
, &seg
, VCPU_SREG_SS
);
10964 seg
.selector
= vmcs12
->host_fs_selector
;
10965 seg
.base
= vmcs12
->host_fs_base
;
10966 vmx_set_segment(vcpu
, &seg
, VCPU_SREG_FS
);
10967 seg
.selector
= vmcs12
->host_gs_selector
;
10968 seg
.base
= vmcs12
->host_gs_base
;
10969 vmx_set_segment(vcpu
, &seg
, VCPU_SREG_GS
);
10970 seg
= (struct kvm_segment
) {
10971 .base
= vmcs12
->host_tr_base
,
10973 .selector
= vmcs12
->host_tr_selector
,
10977 vmx_set_segment(vcpu
, &seg
, VCPU_SREG_TR
);
10979 kvm_set_dr(vcpu
, 7, 0x400);
10980 vmcs_write64(GUEST_IA32_DEBUGCTL
, 0);
10982 if (cpu_has_vmx_msr_bitmap())
10983 vmx_set_msr_bitmap(vcpu
);
10985 if (nested_vmx_load_msr(vcpu
, vmcs12
->vm_exit_msr_load_addr
,
10986 vmcs12
->vm_exit_msr_load_count
))
10987 nested_vmx_abort(vcpu
, VMX_ABORT_LOAD_HOST_MSR_FAIL
);
10991 * Emulate an exit from nested guest (L2) to L1, i.e., prepare to run L1
10992 * and modify vmcs12 to make it see what it would expect to see there if
10993 * L2 was its real guest. Must only be called when in L2 (is_guest_mode())
10995 static void nested_vmx_vmexit(struct kvm_vcpu
*vcpu
, u32 exit_reason
,
10996 u32 exit_intr_info
,
10997 unsigned long exit_qualification
)
10999 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
11000 struct vmcs12
*vmcs12
= get_vmcs12(vcpu
);
11001 u32 vm_inst_error
= 0;
11003 /* trying to cancel vmlaunch/vmresume is a bug */
11004 WARN_ON_ONCE(vmx
->nested
.nested_run_pending
);
11006 leave_guest_mode(vcpu
);
11007 prepare_vmcs12(vcpu
, vmcs12
, exit_reason
, exit_intr_info
,
11008 exit_qualification
);
11010 if (nested_vmx_store_msr(vcpu
, vmcs12
->vm_exit_msr_store_addr
,
11011 vmcs12
->vm_exit_msr_store_count
))
11012 nested_vmx_abort(vcpu
, VMX_ABORT_SAVE_GUEST_MSR_FAIL
);
11014 if (unlikely(vmx
->fail
))
11015 vm_inst_error
= vmcs_read32(VM_INSTRUCTION_ERROR
);
11017 vmx_load_vmcs01(vcpu
);
11019 if ((exit_reason
== EXIT_REASON_EXTERNAL_INTERRUPT
)
11020 && nested_exit_intr_ack_set(vcpu
)) {
11021 int irq
= kvm_cpu_get_interrupt(vcpu
);
11023 vmcs12
->vm_exit_intr_info
= irq
|
11024 INTR_INFO_VALID_MASK
| INTR_TYPE_EXT_INTR
;
11027 trace_kvm_nested_vmexit_inject(vmcs12
->vm_exit_reason
,
11028 vmcs12
->exit_qualification
,
11029 vmcs12
->idt_vectoring_info_field
,
11030 vmcs12
->vm_exit_intr_info
,
11031 vmcs12
->vm_exit_intr_error_code
,
11034 vm_entry_controls_reset_shadow(vmx
);
11035 vm_exit_controls_reset_shadow(vmx
);
11036 vmx_segment_cache_clear(vmx
);
11038 /* if no vmcs02 cache requested, remove the one we used */
11039 if (VMCS02_POOL_SIZE
== 0)
11040 nested_free_vmcs02(vmx
, vmx
->nested
.current_vmptr
);
11042 load_vmcs12_host_state(vcpu
, vmcs12
);
11044 /* Update any VMCS fields that might have changed while L2 ran */
11045 vmcs_write32(VM_EXIT_MSR_LOAD_COUNT
, vmx
->msr_autoload
.nr
);
11046 vmcs_write32(VM_ENTRY_MSR_LOAD_COUNT
, vmx
->msr_autoload
.nr
);
11047 vmcs_write64(TSC_OFFSET
, vcpu
->arch
.tsc_offset
);
11048 if (vmx
->hv_deadline_tsc
== -1)
11049 vmcs_clear_bits(PIN_BASED_VM_EXEC_CONTROL
,
11050 PIN_BASED_VMX_PREEMPTION_TIMER
);
11052 vmcs_set_bits(PIN_BASED_VM_EXEC_CONTROL
,
11053 PIN_BASED_VMX_PREEMPTION_TIMER
);
11054 if (kvm_has_tsc_control
)
11055 decache_tsc_multiplier(vmx
);
11057 if (vmx
->nested
.change_vmcs01_virtual_x2apic_mode
) {
11058 vmx
->nested
.change_vmcs01_virtual_x2apic_mode
= false;
11059 vmx_set_virtual_x2apic_mode(vcpu
,
11060 vcpu
->arch
.apic_base
& X2APIC_ENABLE
);
11063 /* This is needed for same reason as it was needed in prepare_vmcs02 */
11066 /* Unpin physical memory we referred to in vmcs02 */
11067 if (vmx
->nested
.apic_access_page
) {
11068 nested_release_page(vmx
->nested
.apic_access_page
);
11069 vmx
->nested
.apic_access_page
= NULL
;
11071 if (vmx
->nested
.virtual_apic_page
) {
11072 nested_release_page(vmx
->nested
.virtual_apic_page
);
11073 vmx
->nested
.virtual_apic_page
= NULL
;
11075 if (vmx
->nested
.pi_desc_page
) {
11076 kunmap(vmx
->nested
.pi_desc_page
);
11077 nested_release_page(vmx
->nested
.pi_desc_page
);
11078 vmx
->nested
.pi_desc_page
= NULL
;
11079 vmx
->nested
.pi_desc
= NULL
;
11083 * We are now running in L2, mmu_notifier will force to reload the
11084 * page's hpa for L2 vmcs. Need to reload it for L1 before entering L1.
11086 kvm_make_request(KVM_REQ_APIC_PAGE_RELOAD
, vcpu
);
11089 * Exiting from L2 to L1, we're now back to L1 which thinks it just
11090 * finished a VMLAUNCH or VMRESUME instruction, so we need to set the
11091 * success or failure flag accordingly.
11093 if (unlikely(vmx
->fail
)) {
11095 nested_vmx_failValid(vcpu
, vm_inst_error
);
11097 nested_vmx_succeed(vcpu
);
11098 if (enable_shadow_vmcs
)
11099 vmx
->nested
.sync_shadow_vmcs
= true;
11101 /* in case we halted in L2 */
11102 vcpu
->arch
.mp_state
= KVM_MP_STATE_RUNNABLE
;
11106 * Forcibly leave nested mode in order to be able to reset the VCPU later on.
11108 static void vmx_leave_nested(struct kvm_vcpu
*vcpu
)
11110 if (is_guest_mode(vcpu
))
11111 nested_vmx_vmexit(vcpu
, -1, 0, 0);
11112 free_nested(to_vmx(vcpu
));
11116 * L1's failure to enter L2 is a subset of a normal exit, as explained in
11117 * 23.7 "VM-entry failures during or after loading guest state" (this also
11118 * lists the acceptable exit-reason and exit-qualification parameters).
11119 * It should only be called before L2 actually succeeded to run, and when
11120 * vmcs01 is current (it doesn't leave_guest_mode() or switch vmcss).
11122 static void nested_vmx_entry_failure(struct kvm_vcpu
*vcpu
,
11123 struct vmcs12
*vmcs12
,
11124 u32 reason
, unsigned long qualification
)
11126 load_vmcs12_host_state(vcpu
, vmcs12
);
11127 vmcs12
->vm_exit_reason
= reason
| VMX_EXIT_REASONS_FAILED_VMENTRY
;
11128 vmcs12
->exit_qualification
= qualification
;
11129 nested_vmx_succeed(vcpu
);
11130 if (enable_shadow_vmcs
)
11131 to_vmx(vcpu
)->nested
.sync_shadow_vmcs
= true;
11134 static int vmx_check_intercept(struct kvm_vcpu
*vcpu
,
11135 struct x86_instruction_info
*info
,
11136 enum x86_intercept_stage stage
)
11138 return X86EMUL_CONTINUE
;
11141 #ifdef CONFIG_X86_64
11142 /* (a << shift) / divisor, return 1 if overflow otherwise 0 */
11143 static inline int u64_shl_div_u64(u64 a
, unsigned int shift
,
11144 u64 divisor
, u64
*result
)
11146 u64 low
= a
<< shift
, high
= a
>> (64 - shift
);
11148 /* To avoid the overflow on divq */
11149 if (high
>= divisor
)
11152 /* Low hold the result, high hold rem which is discarded */
11153 asm("divq %2\n\t" : "=a" (low
), "=d" (high
) :
11154 "rm" (divisor
), "0" (low
), "1" (high
));
11160 static int vmx_set_hv_timer(struct kvm_vcpu
*vcpu
, u64 guest_deadline_tsc
)
11162 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
11163 u64 tscl
= rdtsc();
11164 u64 guest_tscl
= kvm_read_l1_tsc(vcpu
, tscl
);
11165 u64 delta_tsc
= max(guest_deadline_tsc
, guest_tscl
) - guest_tscl
;
11167 /* Convert to host delta tsc if tsc scaling is enabled */
11168 if (vcpu
->arch
.tsc_scaling_ratio
!= kvm_default_tsc_scaling_ratio
&&
11169 u64_shl_div_u64(delta_tsc
,
11170 kvm_tsc_scaling_ratio_frac_bits
,
11171 vcpu
->arch
.tsc_scaling_ratio
,
11176 * If the delta tsc can't fit in the 32 bit after the multi shift,
11177 * we can't use the preemption timer.
11178 * It's possible that it fits on later vmentries, but checking
11179 * on every vmentry is costly so we just use an hrtimer.
11181 if (delta_tsc
>> (cpu_preemption_timer_multi
+ 32))
11184 vmx
->hv_deadline_tsc
= tscl
+ delta_tsc
;
11185 vmcs_set_bits(PIN_BASED_VM_EXEC_CONTROL
,
11186 PIN_BASED_VMX_PREEMPTION_TIMER
);
11190 static void vmx_cancel_hv_timer(struct kvm_vcpu
*vcpu
)
11192 struct vcpu_vmx
*vmx
= to_vmx(vcpu
);
11193 vmx
->hv_deadline_tsc
= -1;
11194 vmcs_clear_bits(PIN_BASED_VM_EXEC_CONTROL
,
11195 PIN_BASED_VMX_PREEMPTION_TIMER
);
11199 static void vmx_sched_in(struct kvm_vcpu
*vcpu
, int cpu
)
11202 shrink_ple_window(vcpu
);
11205 static void vmx_slot_enable_log_dirty(struct kvm
*kvm
,
11206 struct kvm_memory_slot
*slot
)
11208 kvm_mmu_slot_leaf_clear_dirty(kvm
, slot
);
11209 kvm_mmu_slot_largepage_remove_write_access(kvm
, slot
);
11212 static void vmx_slot_disable_log_dirty(struct kvm
*kvm
,
11213 struct kvm_memory_slot
*slot
)
11215 kvm_mmu_slot_set_dirty(kvm
, slot
);
11218 static void vmx_flush_log_dirty(struct kvm
*kvm
)
11220 kvm_flush_pml_buffers(kvm
);
11223 static void vmx_enable_log_dirty_pt_masked(struct kvm
*kvm
,
11224 struct kvm_memory_slot
*memslot
,
11225 gfn_t offset
, unsigned long mask
)
11227 kvm_mmu_clear_dirty_pt_masked(kvm
, memslot
, offset
, mask
);
11231 * This routine does the following things for vCPU which is going
11232 * to be blocked if VT-d PI is enabled.
11233 * - Store the vCPU to the wakeup list, so when interrupts happen
11234 * we can find the right vCPU to wake up.
11235 * - Change the Posted-interrupt descriptor as below:
11236 * 'NDST' <-- vcpu->pre_pcpu
11237 * 'NV' <-- POSTED_INTR_WAKEUP_VECTOR
11238 * - If 'ON' is set during this process, which means at least one
11239 * interrupt is posted for this vCPU, we cannot block it, in
11240 * this case, return 1, otherwise, return 0.
11243 static int pi_pre_block(struct kvm_vcpu
*vcpu
)
11245 unsigned long flags
;
11247 struct pi_desc old
, new;
11248 struct pi_desc
*pi_desc
= vcpu_to_pi_desc(vcpu
);
11250 if (!kvm_arch_has_assigned_device(vcpu
->kvm
) ||
11251 !irq_remapping_cap(IRQ_POSTING_CAP
) ||
11252 !kvm_vcpu_apicv_active(vcpu
))
11255 vcpu
->pre_pcpu
= vcpu
->cpu
;
11256 spin_lock_irqsave(&per_cpu(blocked_vcpu_on_cpu_lock
,
11257 vcpu
->pre_pcpu
), flags
);
11258 list_add_tail(&vcpu
->blocked_vcpu_list
,
11259 &per_cpu(blocked_vcpu_on_cpu
,
11261 spin_unlock_irqrestore(&per_cpu(blocked_vcpu_on_cpu_lock
,
11262 vcpu
->pre_pcpu
), flags
);
11265 old
.control
= new.control
= pi_desc
->control
;
11268 * We should not block the vCPU if
11269 * an interrupt is posted for it.
11271 if (pi_test_on(pi_desc
) == 1) {
11272 spin_lock_irqsave(&per_cpu(blocked_vcpu_on_cpu_lock
,
11273 vcpu
->pre_pcpu
), flags
);
11274 list_del(&vcpu
->blocked_vcpu_list
);
11275 spin_unlock_irqrestore(
11276 &per_cpu(blocked_vcpu_on_cpu_lock
,
11277 vcpu
->pre_pcpu
), flags
);
11278 vcpu
->pre_pcpu
= -1;
11283 WARN((pi_desc
->sn
== 1),
11284 "Warning: SN field of posted-interrupts "
11285 "is set before blocking\n");
11288 * Since vCPU can be preempted during this process,
11289 * vcpu->cpu could be different with pre_pcpu, we
11290 * need to set pre_pcpu as the destination of wakeup
11291 * notification event, then we can find the right vCPU
11292 * to wakeup in wakeup handler if interrupts happen
11293 * when the vCPU is in blocked state.
11295 dest
= cpu_physical_id(vcpu
->pre_pcpu
);
11297 if (x2apic_enabled())
11300 new.ndst
= (dest
<< 8) & 0xFF00;
11302 /* set 'NV' to 'wakeup vector' */
11303 new.nv
= POSTED_INTR_WAKEUP_VECTOR
;
11304 } while (cmpxchg(&pi_desc
->control
, old
.control
,
11305 new.control
) != old
.control
);
11310 static int vmx_pre_block(struct kvm_vcpu
*vcpu
)
11312 if (pi_pre_block(vcpu
))
11315 if (kvm_lapic_hv_timer_in_use(vcpu
))
11316 kvm_lapic_switch_to_sw_timer(vcpu
);
11321 static void pi_post_block(struct kvm_vcpu
*vcpu
)
11323 struct pi_desc
*pi_desc
= vcpu_to_pi_desc(vcpu
);
11324 struct pi_desc old
, new;
11326 unsigned long flags
;
11328 if (!kvm_arch_has_assigned_device(vcpu
->kvm
) ||
11329 !irq_remapping_cap(IRQ_POSTING_CAP
) ||
11330 !kvm_vcpu_apicv_active(vcpu
))
11334 old
.control
= new.control
= pi_desc
->control
;
11336 dest
= cpu_physical_id(vcpu
->cpu
);
11338 if (x2apic_enabled())
11341 new.ndst
= (dest
<< 8) & 0xFF00;
11343 /* Allow posting non-urgent interrupts */
11346 /* set 'NV' to 'notification vector' */
11347 new.nv
= POSTED_INTR_VECTOR
;
11348 } while (cmpxchg(&pi_desc
->control
, old
.control
,
11349 new.control
) != old
.control
);
11351 if(vcpu
->pre_pcpu
!= -1) {
11353 &per_cpu(blocked_vcpu_on_cpu_lock
,
11354 vcpu
->pre_pcpu
), flags
);
11355 list_del(&vcpu
->blocked_vcpu_list
);
11356 spin_unlock_irqrestore(
11357 &per_cpu(blocked_vcpu_on_cpu_lock
,
11358 vcpu
->pre_pcpu
), flags
);
11359 vcpu
->pre_pcpu
= -1;
11363 static void vmx_post_block(struct kvm_vcpu
*vcpu
)
11365 if (kvm_x86_ops
->set_hv_timer
)
11366 kvm_lapic_switch_to_hv_timer(vcpu
);
11368 pi_post_block(vcpu
);
11372 * vmx_update_pi_irte - set IRTE for Posted-Interrupts
11375 * @host_irq: host irq of the interrupt
11376 * @guest_irq: gsi of the interrupt
11377 * @set: set or unset PI
11378 * returns 0 on success, < 0 on failure
11380 static int vmx_update_pi_irte(struct kvm
*kvm
, unsigned int host_irq
,
11381 uint32_t guest_irq
, bool set
)
11383 struct kvm_kernel_irq_routing_entry
*e
;
11384 struct kvm_irq_routing_table
*irq_rt
;
11385 struct kvm_lapic_irq irq
;
11386 struct kvm_vcpu
*vcpu
;
11387 struct vcpu_data vcpu_info
;
11388 int idx
, ret
= -EINVAL
;
11390 if (!kvm_arch_has_assigned_device(kvm
) ||
11391 !irq_remapping_cap(IRQ_POSTING_CAP
) ||
11392 !kvm_vcpu_apicv_active(kvm
->vcpus
[0]))
11395 idx
= srcu_read_lock(&kvm
->irq_srcu
);
11396 irq_rt
= srcu_dereference(kvm
->irq_routing
, &kvm
->irq_srcu
);
11397 BUG_ON(guest_irq
>= irq_rt
->nr_rt_entries
);
11399 hlist_for_each_entry(e
, &irq_rt
->map
[guest_irq
], link
) {
11400 if (e
->type
!= KVM_IRQ_ROUTING_MSI
)
11403 * VT-d PI cannot support posting multicast/broadcast
11404 * interrupts to a vCPU, we still use interrupt remapping
11405 * for these kind of interrupts.
11407 * For lowest-priority interrupts, we only support
11408 * those with single CPU as the destination, e.g. user
11409 * configures the interrupts via /proc/irq or uses
11410 * irqbalance to make the interrupts single-CPU.
11412 * We will support full lowest-priority interrupt later.
11415 kvm_set_msi_irq(kvm
, e
, &irq
);
11416 if (!kvm_intr_is_single_vcpu(kvm
, &irq
, &vcpu
)) {
11418 * Make sure the IRTE is in remapped mode if
11419 * we don't handle it in posted mode.
11421 ret
= irq_set_vcpu_affinity(host_irq
, NULL
);
11424 "failed to back to remapped mode, irq: %u\n",
11432 vcpu_info
.pi_desc_addr
= __pa(vcpu_to_pi_desc(vcpu
));
11433 vcpu_info
.vector
= irq
.vector
;
11435 trace_kvm_pi_irte_update(vcpu
->vcpu_id
, host_irq
, e
->gsi
,
11436 vcpu_info
.vector
, vcpu_info
.pi_desc_addr
, set
);
11439 ret
= irq_set_vcpu_affinity(host_irq
, &vcpu_info
);
11441 /* suppress notification event before unposting */
11442 pi_set_sn(vcpu_to_pi_desc(vcpu
));
11443 ret
= irq_set_vcpu_affinity(host_irq
, NULL
);
11444 pi_clear_sn(vcpu_to_pi_desc(vcpu
));
11448 printk(KERN_INFO
"%s: failed to update PI IRTE\n",
11456 srcu_read_unlock(&kvm
->irq_srcu
, idx
);
11460 static void vmx_setup_mce(struct kvm_vcpu
*vcpu
)
11462 if (vcpu
->arch
.mcg_cap
& MCG_LMCE_P
)
11463 to_vmx(vcpu
)->msr_ia32_feature_control_valid_bits
|=
11464 FEATURE_CONTROL_LMCE
;
11466 to_vmx(vcpu
)->msr_ia32_feature_control_valid_bits
&=
11467 ~FEATURE_CONTROL_LMCE
;
11470 static struct kvm_x86_ops vmx_x86_ops __ro_after_init
= {
11471 .cpu_has_kvm_support
= cpu_has_kvm_support
,
11472 .disabled_by_bios
= vmx_disabled_by_bios
,
11473 .hardware_setup
= hardware_setup
,
11474 .hardware_unsetup
= hardware_unsetup
,
11475 .check_processor_compatibility
= vmx_check_processor_compat
,
11476 .hardware_enable
= hardware_enable
,
11477 .hardware_disable
= hardware_disable
,
11478 .cpu_has_accelerated_tpr
= report_flexpriority
,
11479 .cpu_has_high_real_mode_segbase
= vmx_has_high_real_mode_segbase
,
11481 .vcpu_create
= vmx_create_vcpu
,
11482 .vcpu_free
= vmx_free_vcpu
,
11483 .vcpu_reset
= vmx_vcpu_reset
,
11485 .prepare_guest_switch
= vmx_save_host_state
,
11486 .vcpu_load
= vmx_vcpu_load
,
11487 .vcpu_put
= vmx_vcpu_put
,
11489 .update_bp_intercept
= update_exception_bitmap
,
11490 .get_msr
= vmx_get_msr
,
11491 .set_msr
= vmx_set_msr
,
11492 .get_segment_base
= vmx_get_segment_base
,
11493 .get_segment
= vmx_get_segment
,
11494 .set_segment
= vmx_set_segment
,
11495 .get_cpl
= vmx_get_cpl
,
11496 .get_cs_db_l_bits
= vmx_get_cs_db_l_bits
,
11497 .decache_cr0_guest_bits
= vmx_decache_cr0_guest_bits
,
11498 .decache_cr3
= vmx_decache_cr3
,
11499 .decache_cr4_guest_bits
= vmx_decache_cr4_guest_bits
,
11500 .set_cr0
= vmx_set_cr0
,
11501 .set_cr3
= vmx_set_cr3
,
11502 .set_cr4
= vmx_set_cr4
,
11503 .set_efer
= vmx_set_efer
,
11504 .get_idt
= vmx_get_idt
,
11505 .set_idt
= vmx_set_idt
,
11506 .get_gdt
= vmx_get_gdt
,
11507 .set_gdt
= vmx_set_gdt
,
11508 .get_dr6
= vmx_get_dr6
,
11509 .set_dr6
= vmx_set_dr6
,
11510 .set_dr7
= vmx_set_dr7
,
11511 .sync_dirty_debug_regs
= vmx_sync_dirty_debug_regs
,
11512 .cache_reg
= vmx_cache_reg
,
11513 .get_rflags
= vmx_get_rflags
,
11514 .set_rflags
= vmx_set_rflags
,
11516 .get_pkru
= vmx_get_pkru
,
11518 .tlb_flush
= vmx_flush_tlb
,
11520 .run
= vmx_vcpu_run
,
11521 .handle_exit
= vmx_handle_exit
,
11522 .skip_emulated_instruction
= skip_emulated_instruction
,
11523 .set_interrupt_shadow
= vmx_set_interrupt_shadow
,
11524 .get_interrupt_shadow
= vmx_get_interrupt_shadow
,
11525 .patch_hypercall
= vmx_patch_hypercall
,
11526 .set_irq
= vmx_inject_irq
,
11527 .set_nmi
= vmx_inject_nmi
,
11528 .queue_exception
= vmx_queue_exception
,
11529 .cancel_injection
= vmx_cancel_injection
,
11530 .interrupt_allowed
= vmx_interrupt_allowed
,
11531 .nmi_allowed
= vmx_nmi_allowed
,
11532 .get_nmi_mask
= vmx_get_nmi_mask
,
11533 .set_nmi_mask
= vmx_set_nmi_mask
,
11534 .enable_nmi_window
= enable_nmi_window
,
11535 .enable_irq_window
= enable_irq_window
,
11536 .update_cr8_intercept
= update_cr8_intercept
,
11537 .set_virtual_x2apic_mode
= vmx_set_virtual_x2apic_mode
,
11538 .set_apic_access_page_addr
= vmx_set_apic_access_page_addr
,
11539 .get_enable_apicv
= vmx_get_enable_apicv
,
11540 .refresh_apicv_exec_ctrl
= vmx_refresh_apicv_exec_ctrl
,
11541 .load_eoi_exitmap
= vmx_load_eoi_exitmap
,
11542 .apicv_post_state_restore
= vmx_apicv_post_state_restore
,
11543 .hwapic_irr_update
= vmx_hwapic_irr_update
,
11544 .hwapic_isr_update
= vmx_hwapic_isr_update
,
11545 .sync_pir_to_irr
= vmx_sync_pir_to_irr
,
11546 .deliver_posted_interrupt
= vmx_deliver_posted_interrupt
,
11548 .set_tss_addr
= vmx_set_tss_addr
,
11549 .get_tdp_level
= get_ept_level
,
11550 .get_mt_mask
= vmx_get_mt_mask
,
11552 .get_exit_info
= vmx_get_exit_info
,
11554 .get_lpage_level
= vmx_get_lpage_level
,
11556 .cpuid_update
= vmx_cpuid_update
,
11558 .rdtscp_supported
= vmx_rdtscp_supported
,
11559 .invpcid_supported
= vmx_invpcid_supported
,
11561 .set_supported_cpuid
= vmx_set_supported_cpuid
,
11563 .has_wbinvd_exit
= cpu_has_vmx_wbinvd_exit
,
11565 .write_tsc_offset
= vmx_write_tsc_offset
,
11567 .set_tdp_cr3
= vmx_set_cr3
,
11569 .check_intercept
= vmx_check_intercept
,
11570 .handle_external_intr
= vmx_handle_external_intr
,
11571 .mpx_supported
= vmx_mpx_supported
,
11572 .xsaves_supported
= vmx_xsaves_supported
,
11574 .check_nested_events
= vmx_check_nested_events
,
11576 .sched_in
= vmx_sched_in
,
11578 .slot_enable_log_dirty
= vmx_slot_enable_log_dirty
,
11579 .slot_disable_log_dirty
= vmx_slot_disable_log_dirty
,
11580 .flush_log_dirty
= vmx_flush_log_dirty
,
11581 .enable_log_dirty_pt_masked
= vmx_enable_log_dirty_pt_masked
,
11583 .pre_block
= vmx_pre_block
,
11584 .post_block
= vmx_post_block
,
11586 .pmu_ops
= &intel_pmu_ops
,
11588 .update_pi_irte
= vmx_update_pi_irte
,
11590 #ifdef CONFIG_X86_64
11591 .set_hv_timer
= vmx_set_hv_timer
,
11592 .cancel_hv_timer
= vmx_cancel_hv_timer
,
11595 .setup_mce
= vmx_setup_mce
,
11598 static int __init
vmx_init(void)
11600 int r
= kvm_init(&vmx_x86_ops
, sizeof(struct vcpu_vmx
),
11601 __alignof__(struct vcpu_vmx
), THIS_MODULE
);
11605 #ifdef CONFIG_KEXEC_CORE
11606 rcu_assign_pointer(crash_vmclear_loaded_vmcss
,
11607 crash_vmclear_local_loaded_vmcss
);
11613 static void __exit
vmx_exit(void)
11615 #ifdef CONFIG_KEXEC_CORE
11616 RCU_INIT_POINTER(crash_vmclear_loaded_vmcss
, NULL
);
11623 module_init(vmx_init
)
11624 module_exit(vmx_exit
)